

# SERDES Eye/Backplane Demo for the LatticeECP3 Versa Evaluation Board

**User's Guide** 

# Introduction

This document provides technical information and instructions on using the LatticeECP3<sup>™</sup> SERDES Eye/Backplane Demo. The demo has been designed to demonstrate the performance of the LatticeECP3 SERDES I/O at 3.125 Gbps. The document provides a circuit description as well as instructions for running the demo on the LatticeECP3 Versa Evaluation Board (See EB62, <u>LatticeECP3 Versa Evaluation Board User's Guide</u>). The LatticeECP3 Versa Evaluation Board is part of the LatticeECP3 Versa Development Kit.

The demo walks you through the entire process in both Windows and Linux platforms. Please note that the operation in a Linux platform is limited to implementing the design process through bitstream generation only. In a Windows platform, further simulation and hardware evaluation of the demo can be accomplished.

The SERDES Eye/Backplane Demo installs into the default location of C:\Lattice\_DevKits\DK-ECP3-SERDES-010\. However, you can install the demo files in a directory of your choice. The demo directory includes the following in Windows and root/DK-ECP3-SERDES-010 in Linux:

- Verilog source code for the FPGA design
- Lattice Diamond<sup>™</sup> implementation Project files and Aldec Active-HDL simulation script file
- Bitstream (in format of \*.bit)
- ORCAstra plug-in GUI files specifically for this SERDES Eye/Backplane Demo Note: The ORCAstra plug-in is not available on the Linux platform
- This SERDES Eye/Backplane Demo User's Guide

Hardware requirement for this loopback application test design:

- LatticeECP3 Versa Evaluation Board with LatticeECP3-35EA, 484-ball fpBGA device
- 12V AC/DC power adapter (with international plug adapters)
- PC with ORCAstra (PC not provided)
- 156.25 MHz on-board source for SERDES/PCS QUAD reference clock
- USB cable to download bitstream
- Backplane with SMAs (not provided)
- Pair of DC Blocks (not provided)
- Eye viewing instrument DCA, DSO, etc. (not provided)
- SMA cables (not provided)

Software application and driver requirements include:

- ispVM<sup>™</sup> System software (version 18 or later) for FPGA bitstream download to the LatticeECP3 Versa Evaluation Board
- Lattice Diamond design software version 1.2 (or later)
- ORCAstra software for user control interface Included with Diamond 1.2 (or later on Windows only)

# SERDES Eye/Backplane Demo Design Overview

A block diagram of the demo design is provided in Figure 1.

### Figure 1. SERDES Eye/Backplane Demo Design



The basic concept of the design is a quad-based PRBS Generator/checker that transmits parallel data to a PCS quad. In turn, the PCS SERDES channels serialize the data in the transmit direction, and de-serialize it in the receive direction. The serial data stream can be:

- · Looped back via a cable on the evaluation board, or
- Sent to a DCA or DSO for eye viewing.

In both cases, a backplane of variable length can be included in the serial path.

The PCS quad location PCSA is used for this SERDES Eye/Backplane demo. This is the only PCS Quad available with the ECP3-35EA device. The demo has been generated in 10-bit SERDES-only mode (20-bit data), at 3.2 Gbps per channel (actual demo rate is 3.125 Gbps or equivalent). On the LatticeECP3 Versa Evaluation Board, only PCSA Channel 3 is available to the user via SMA connectors. Therefore, all demo procedures use Channel 3 of PCSA. Note that the reference design implements the LatticeECP3 PCS TX and RX Reset State machines described under the SERDES/PCS RESET section of TN1176, LatticeECP3 SERDES/PCS Usage Guide.

## **Clock Sources**

PCS quad A is clocked by its designated differential clock input, refclkp/n. The reference clock frequency is 156.25 MHz and has one source: the ispClock<sup>™</sup>5406A device (U13 on the LatticeECP3 Versa Evaluation Board). Internally to the PCS, the reference clock is multiplied by a factor of 20 to generate the 3.125 Gbps per channel data rate. At the PCS/FPGA interface, a 20-bit data interface is used. This requires 156.25 MHZ receive and transmit clocks. The PCS-generated rx\_half\_clk\_ch3 and tx\_half\_clk\_ch3 (see Figure 1) clock the PCS interface as well as the PRBS Generator/Checker RX and TX data.

## **PRBS Generator/Checker Quad**

There is one PRBS Generator/Checker quad block in the demo design. It is associated with PCS Quad A Channel 3.

The PRBS generator/checker quad has the following characteristics:

- 20-bit wide data
- One PRBS Generator (2^7 and 2^31)
- One PRBS Checker (2^7 and 2^31)
- Control/Status interface to user registers.
- One Error Counter connected to a user register for monitoring.
- One real time Error signal indicator connected to an on-board LED.

The ORCAstra block controls all user registers as well as the LatticeECP3 PCS QUAD via the SCI interface. ORCAstra is in turn controlled via the JTAG interface. See Figure 1.

# PRBS Generator/Checker Quad ORCAstra Console Window

This demo utilizes a visual window plug-in to the base ORCAstra installation as shown in Figure 2. The LatticeECP3 FPGA PRBS Generator/Checker Console window is associated with logical LatticeECP3 PCS Quad 1 in the main ORCAstra software application as described later in this document.

### Figure 2. PRBS Generator/Checker Quad Console Window



**ERROR COUNTER:** There is one ERROR COUNTER display corresponding to channel 3 in the PCSA Quad. When PRBS Channel 3 is Enabled, the error counter increments every time errors are detected at the PRBS checker. The counter is only eight bits wide so the maximum count reached is hFF. When the counter reaches hFF, it does not roll back to zero unless the Clear Error Counter button is selected. The counter will not increment unless the corresponding PRBS channel is enabled.

**Clear Error Counters:** When the Clear Error Counter button is selected, it asynchronously clears the content of the PRBS checker error counter.

**Inject Error button:** The PRBS channel needs to be enabled for this error injection feature to work. The demo design injects a single incorrect parallel data word in the transmitted PRBS data every time a positive edge occurs on the register bit associated with the Inject Error button. So, an incorrect data word is inserted every time the Inject Error button is selected. When a channel is in a SERDES near-end (HDOUT->HDIN) loopback, a single incorrect data word injected by a channel generator does not always correspond to a single count increment in the checker error counter. The injected error can cause the error counter to increment by as much as three counts. This is attributed to the nature of the PRBS checker design.

PRBS Selection button: This button allows the selection of either 2^7 or 2^31 PRBS generation and checking.

**PRBS CH DISABLED/ENABLED:** This enables/disables both the transmission of PRBS data from the generator, and the detection of errors by the checkers of a quad. When this button is disabled, the PRBS ERROR counters in the visual window stop incrementing, and the real time output PRBS Error signal indicator remains low (see Figure 1 and Table 2).

### PRBS Generator/Checker User Registers Map

The user-accessible registers for the PRBS generator/checker quad are defined in Table 1. All register addresses are in hexadecimal. Also note that register address h00800 (not shown in Table 1) is a read-only register that contains the version number of the design.

### Table 1. User Registers Map

	PCSA FPGA Register	
GUI Option	Ch3	Description
PRBS SEL	08000, bit 0	0=2^7-1 1=2^31-1
PRBS CH 3 Enabled/Disabled	08000, bit 7	0=disable 1=enable
PRBS ERR CNT	08004, bits [0:7]	Count up to flip-flop. Clear on read.
Inject Error	08000, bit 2	Write 0 then 1 to inject error.
Clear Error Cntr	08000, bit 3	Write 0 to clear.

# LatticeECP3 Versa Evaluation Board Setup

There are two evaluations that can be done using the SERDES Eye/Backplane Demo design. The first demo is to loop the PRBS data back to the LatticeECP3 and check the data. The second demo evaluates the CML eye diagram of the high-speed data signal to a DSO. These setups assume the following.

- 1. ispVM System software is installed on a PC. The ispVM installation executable is included with the Diamond design software.
- 2. ORCAstra is installed on a PC. The ORCAstra installation executable is included with the Diamond design software.
- 3. The board is connected to the PC using the USB cable supplied. The USB cable is connected to J2 on the board.
- 4. Power is applied to the board via the provided power supply.

Figure 3 shows the board setup for Loopback test.





# SERDES Eye/Backplane Demo Design Signal Descriptions

Table 2 lists all the SERDES Eye/Backplane Demo Design signals that are connected on the LatticeECP3 Versa Evaluation Board.

Signal Name Type		Board Connection	Description			
reset_n	I	SW1 Push Button	FPGA global active low reset			
tck	I					
di I		To on-board ITAG logic				
tdo	0					
tms	I					
Error_3	0	Red LED D27 lights when errors occur	PRBS error indicator for channel 3. Will not light if PRBS channel is disabled in the ORCAstra PRBS Console window.			
hdinp_3/ hdinn_3	I	SMA J5 and J6	Channel 3 differential high-speed SERDES inputs			
hdoutp_3/ hdoutn_3	0	SMA J7 and J8	Channel 3 differential high-speed SERDES outputs			

### Table 2. Signal Descriptions

# Loading the LatticeECP3 SERDES Eye Demo Bitstream with ispVM

Follow the instructions below to load the SERDES Eye demo bitstream.

1. Start ispVM System software by selecting Start >Programs >Lattice Diamond 1.2 >Accessories >ispVM System.

For Linux , type **ispvm** in the command line. Please refer to the <u>Lattice Diamond Installation Notice</u> for proper setting of the Environment Variables.

2. In the ispVM window, select the green Scan button (see Figure 4). LFE3-35EA will appear in the device list.

3. If ispVM does not detect the board or the device, select **Options >Cable and I/O Port Setup**. The Cable and I/O Port Setup window opens. Select **Auto Detect** and select **USB2**. Select **OK**. Select the green **Scan** button again and ensure LFE3-35EA is in the device list.

If the board is not detected in the Linux platform, refer to the ispVM System Linux Installation and Setup Manual (ispVMLinuxInstallation.pdf) in the ispVM System installation directory.

- 4. Double-click on LFE3-35EA in the device list. The Device Information window will appear.
- 5. Set Device Access Options to JTAG1532 Mode and Operation to Fast Program (default setting).
- 6. Set the Data File to <demo\_directory>\Bitstreams\Serdes\_Eye\_Demo\_impl1.bit and select OK.
- 7. Select **Go** in the ispVM window. ispVM will download the bitstream to the LatticeECP3 device. A successful download of the bitstream is indicated by a green icon and "PASS" in the Status column as shown in Figure 4.

#### Figure 4. ispVM Setup

LSC isp	oVM® System Version	18.0 - [New Scan Configuration Setu	ıp*]		
🛤 <u>F</u> ile	<u>E</u> dit <u>V</u> iew <u>P</u> roject	t isp <u>T</u> ools <u>O</u> ptions <u>W</u> indow <u>H</u> e	٤lp		_ & ×
D 🗳	🔒 🖨 🔤 👪		STR CPU	😭 🛛	
**	a. 8. K. X.	h R h. * h			
laday.	Series List	EleNeme //P Leasth	Operation	Status	
moex 1	LEE3-35EA	C:\SERDES_Versa\Target\impl1\Ser	East Program		 
<b>•</b>	EI EJ-JJEA	C. \SENDES_Veisa (Taiget \inpi T\Sei	rascriogram	¥ 17,55	
0			1		 
Status					A
Check conf	figuration setup: Start.				
	JTAG Chain Ve	rification. No Errors.			
Check conf	figuration setup: Success	sful.			
Device11F	E3-35EA: East Program				
0	peration Done. No errors	š.			
	Operation: Succ	cessful.			
					-
*					*
Ready					NUM //

# Running a Demo with the ORCAstra PCS View

This section describes the use of ORCAstra to interactively change and monitor the LatticeECP3 PCS and useraccessible registers. This section is for the Windows platform only.

## Starting ORCAstra

Ensure the LatticeECP3 Demo bitstream has been loaded, then:

1. Start the ORCAstra software by invoking **ORCA-stra.exe** from the ORCAstra directory (ex: **C:\lscc**\ **diamond\1.2\orcastra**\. The following ORCAstra FPGA Control Center window appears:

le	Device=ECP3	Interface=None	LPT: <u>P</u> ort=378	<u>N</u> etwork	<u>C</u> ustomProgrammability	Options	<u>H</u> elp		
-		-							
	Lat	conductor pration		ECP3	PCS 0				
				ECP3	PCS 1				
						1			
				ECP3	PCS 2				
							La	tticeECP3	
						4	Adrs = 00000	Rd Wr Data =	
				ECP3	PCS 3		Updat	e When Modified Ipdate All	
							1 60	Poll All	
PT:	Port This me	nu allows selection	of the narallel (I E	T:) nort tha	t will be used. The current	lu selected	nort is also displ	aued, and is followed	Lbu a

2. Select Interface > 1 ispVM JTAG Hub USB Interface. The system detects two Devices. Select A and select OK, as shown in Figure 5.

### Figure 5. Multiple Devices Window

ORCA-stra	
Multiple USB devices detected A selects FTUSB-0 B selects FTUSB-1 make your selection:	OK Cancel
<b>A</b>	

3. You will see the window shown below. Select OK.



- 4. Select Device >4 Lattice ECP3. Also select Options and un-check Display Data in [7:0] Order in Data Box.
- Select the ECP3 PCS1 button. The ECP3-PCS 1 window will appear. Select the Main tab, and select the Pwr, Rst, Alrms, and SerDes Buffer Options tabs. The resulting ECP3-PCS 1 window is shown in Figure 6.

### Figure 6. Lattice PCS ORCAstra View

ECP3-PCS 1			×
Main >> Pwr, Rst, Alrms << SerDes Bul	fer Options << C	locking >> Diagno:	ostics >> Status >>
<ul> <li>Power, Resets and Alarms &lt;&lt;</li> </ul>			
0123	0123		23
🔽 🔽 🔽 tpwdnb (TX pwrup)		oderrun	rlos_lo
rpwdnb (RX pwrup)	ntifo	error	
III III rist			rlos_hi
T T lane_tx_rst	Is_syr	nc_status	
	int_ch	1a 🗹 🗹 🕻	
Macropdb	M plot		🖌 🖌 pci_det_done
trst .		<u> </u>	fb_tx_fifo_error
uad_rst	📒 int_qu	ua_out	to_rx_tito_error
inacio_ist	ion_d	elay	
- SerDes Buffer Options <<			
Channel 0 Channe	. 1 Î I	Channel 2	Channel 3
l ransmit		Receive	
00000: 00% 💽 🗖 tdrv_pre	set 00: F	Rovr Eq Disabled	req_ivi_set, req_en
000: default (50 uA) 🖵 tdrv_am	p 0: F	Revr AC Coupling	✓ rcv_dcc_en
10: 50 Ohm 🗨 rterm_tx	01: 5	50 Ohm	▼ rterm_rx
00: 8 usec 🔽 pcs_det	_time_sel 00:	default	
000: divided by 1 🗨 rx_dco_	ck_drv	4B 98	8 dco_status
0 OC: pole	e position for high fre	equency range	✓ rate_sel

- 6. From the main ORCAstra Window, select CustomProgrammability-> Visual Window.
- 7. In the new window, select **File->Open** and navigate to select <*demo\_directory*>**\ORCAstra Plug-ins\EyeDemo.vis**. You will see the PRBS Gen./Check Visual Window shown in Figure 2.
- 8. Make sure **Continuous Polling** is checked in the main ORCAstra window. This ensures that changes in the GUI are instantly reflected in the hardware registers.

## Configuring PCS 1 Options in ORCAstraECP3-PCS 1 Window

### Power, Reset and Alarms

The default Pwr, Resets and Alarms section contains the following important information (See Figure 6):

- A single red or green LED indicates the status of the entire quad or all of the four channels of the quad.
- There are two LEDs, red and green for plol. If the green LED glows, it means a successful PLL lock. If the red LED glows, it means the PLL failed to lock. Be sure PLL is locked before continuing with the demo.
- The green and red LEDs (one per channel) indicate Receive CDR lock (rlol). Green indicates a successful lock.

This view also allows the user to identify which channels (or the entire QUAD), are powered down or reset. This view also allows users to reset PCS digital logic (lane\_tx\_rst and lane\_rx\_rst), as well as SERDES logic (macro\_rst) and the whole QUAD (quad\_rst). For more details, refer to TN1176, <u>LatticeECP3 SERDES/PCS</u> <u>Usage Guide</u>.

### SERDES Buffer Options View

This view allows controlling the characteristics of output, input, and reference clock buffers: TX pre-emphasis, TX amplitude, RX equalization, TX and RX buffer termination and coupling. These options can be changed by clicking the Channel 3 tab in the ECP3-PCS1 window. Refer to SERDES Buffer Options Section shown in Figure 6.

# **Typical Backplane Demo Applications**

As mentioned earlier, the serial data stream can be:

- · Looped back via a cable on the evaluation board, or
- Sent to a DSO or DCA for eye viewing. This document describes using a DSO. The DCA requires an external trigger input.

## SERDES Eye/Backplane Demo on PCS Quad PCSA using DSO

A typical DSO SERDES Eye/Backplane Demo application with PCS PCSB is illustrated in Figure 7.

### Figure 7. Typical DSO SERDES Backplane Eye Demo on PCS Quad PCSA



The hardware setup is as follows:

- The LatticeECP3 Versa Evaluation Board has an on-board reference clock (ispClock5406A device) that applies differential clock inputs to the PCSA reference clock input.
- Connect the SMA cables from the channel 3 high speed outputs, J7 and J, to SMA terminals on the backplane. If you do not want to use a backplane, connect the SMA cables from J7 and J8 directly to the DC blocks on the DSO.
- Setup the Agilent DSO81304B instrument using the setup file: <demo\_directory>\Misc\ DSO81394B\_setup.set

In previous sections of this user's guide, you have already connected the power supply to the LatticeECP3 Versa Evaluation Board, loaded the LatticeECP3 SERDES Eye/Backplane demo bitstream to the board, invoked ORCAstra, and customized the ORCAstra interface with the PRBS Generator/Checker Console window and ECP3-PCS 1 windows on your computer.

Perform the following steps to complete the demo:

- 1. In the ORCAstra FPGA Control Center window, be sure to check the **Continuously Polling** check box.
- 2. Press SW1 FPGA GSRN on the LatticeECP3 Versa Evaluation Board to re-acquire the ref clock.

- 3. In the Power, Resets, and Alarms tab of the ECP3-PCS 1 window, power down channels 0, 1 and 2 (uncheck tpwdnb and rpwdnb for channels 0, 1, and 2; Channel 3 must remain checked).
- 4. In the PRBS Generator/checker Console window, select **2^7** or **2^31** for the PRBS pattern. If you select 2^31, then also set Receive equalization to **11: Long-Reach Eq** in the SERDES Buffer Option tab and Channel 3 tab, of the ECP3-PCS 1 window.
- 5. In the PRBS Generator/checker Console window, make sure PRBS channel 3 is enabled.

As a result of running the demo steps, a PRBS eye should appear on the DSO screen. Figure 8 illustrates a 3.125 Gbps differential eye based on 2<sup>7</sup> PRBS mode, the SERDES buffer settings, and the SERDES output SMAs J7 and J8 connected directly to the DC blocks (no backplane).

In a typical backplane application, the SERDES Buffer Options of PCS1 in ORCAstra (Figure 6) allows real-time tweaking of output buffer characteristics, as different backplane lengths are utilized to maintain a clean SERDES eye diagram at the DSO input. The eye in Figure 8 can change if any of the TX buffer options, such as amplitude, pre-emphasis, and coupling, are changed.



### Figure 8. DSO Differential Eye Diagram with PCS Quad PCSA and No Backplane

## SERDES Eye/Backplane PRBS Loopback Demo

In a typical PRBS backplane loopback application:

- The FPGA PRBS Generator is used to transmit data from the FPGA to the PCS TXD ports on a given channel.
- The PCS SERDES HDOUT pins are connected to a backplane through SMA cables. The other backplane terminals connect to the PCS HDIN channel inputs through SMA cables. *Note: To do the loopback demo without a backplane, use the SMA cables to directly connect HDOUT to HDIN on the LatticeECP3 Versa Evaluation Board.*
- The PCS RXD ports then feed the recovered data to the FPGA PRBS Quad Checker.

This type of application is illustrated in Figure 3. This setup applies to PCSA Quad, Channel 3 which has been brought out on the LatticeECP3 Versa Evaluation Board.

This application can make use of the ORCAstra PRBS Generator/Checker Quad Console window from Figure 2 and the SERDES Buffer Options in the ORCAstra ECP3-PCS 1 window (see Figure 6). While looping PRBS data on channel 3 the PRBS Generator/checker Console window is used to verify error-free PRBS data is received, while the ECP3-PCS 1 window is used to tweak output and input buffer options (as different backplane lengths are used).

The following steps describe how to run through a PRBS loopback demo on channel 3. The HDIN and HDOUT SMA (P, N) pairs are (J5 and J6) and (J7 and J8) respectively.

- 1. Make sure power is supplied to the LatticeECP3 Versa Evaluation Board.
- 2. Make sure HDOUT3 is looped back to HDIN3. *Note: To do the loopback demo without a backplane, use the SMA cables to directly connect HDOUT to HDIN on the LatticeECP3 Versa Evaluation Board.*
- 3. Press SW1 FPGA GSRN on the LatticeECP3 Versa Evaluation Board to re-acquire the reference clock.
- 4. Load the LatticeECP3 SERDES Demo bitstream as previously described.
- 5. Start an ORCAstra session and load the ECP3-PCS 1 window and the PRBS Generator/Checker Console window as previously described.
- 6. Make sure the **Continuous Polling** box is checked in the ORCAstra FPGA Control Center window.
- 7. In the Power, Resets, and Alarms tab of the ECP3-PCS 1 window, power down channels 0, 1 and 2 (uncheck tpwdnb and rpwdnb for channels 0, 1 and 2).

EE FCP3-PCS 1				
Main >> Dur Det Alros	SerDec Buffer Options		postice >>	Statue >>
Power Besets and Alarms <<	Derbes barrer Opdons	<< clocking >> blagi	iosues >>	Juaius //
	0123	0 1	23	
U 1 2 3		cc_overrun		. lo
	vrup)	cc_underrun 🔽	( <b>~~</b> ~ "	s_10
		pfifo_error	der 🗹	s hi
□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□□		ls_sync_status		
I I I I I I I I I I I I I I I I I I I		int_cha	ola 🔽 🗤	l
✓ macropdb		plol 🔽	C	i_det_done
auad rst		ipt que out	ivivi fb	rx fifo error
macro_rst	-	ion delay	00 00	
<ul> <li>SerDes Buffer Options &lt;&lt; -</li> </ul>				
Channel 0	Channel 1	Channel 2	Cha	nnel 3
Transmit		Receive	е	
00000: 00% 🖵 🔽	tdrv_pre_set	00: Rovr Eq Disabled	•	eq_lvl_set, eq_en
000: 0% (default) 🗨	tdrv_amp	0: Rovr AC Coupling	• I	cv_dcc_en
10: 50 Ohm 🗨	rterm_tx	01: 50 Ohm	• r	term_rx
00: 8 usec 🗨	pcs_det_time_sel	00: default	• I	term_rx_adj
000: divide by 1 🗨	rx_dco_ck_drv	82	<mark>00</mark> 0	lco_status
3	00: pole position for	high frequency range	▼ rat	e_sel

- 8. In the PRBS Generator/Checker Quad Visual Window:
  - A. Select 2^7 or 2^31 for PATTERN. If you select 2^31, then also set Receive equalization to **11: Long-Reach Eq** in the SERDES Buffer Option tab, channel 3, of the ECP3-PCS 1 window.

- B. ENABLE channel 3. The generator and checker for channel 3 are now transmitting and checking PRBS packets. After this step, rlol should be solid green. Also verify that plol is solid green. If any of these indicators are red, then proceed to debugging these indicators as indicated in step 7D.
- C. Clear all counters by pressing the Clear Error Cntr button.
- D. If the ERR COUNTER for channel 3 increments and/or the D27 error LED lights up, then the PRBS checker is receiving patterns with errors. Note that the error counters will not rollover after reaching hFF. It is necessary to reset the counter to ensure no new errors are received.
- E. Verify that the Power, Reset and Alarm section in the ECP3-PCS 1 window does not show any PLL loss of lock (plol) or CDR loss of lock (rlol).
  - a. A red plol indicates that the reference clock source to the TX PLL is not stable or may have the incorrect frequency.
  - b. A red rlol indicates incorrect activity on the HDIN\* inputs. The input signals may be too attenuated by the medium.
- F. Modifying some of the input and output buffer settings in the SERDES Buffer Options section of ECP3-PCS 1 window. (ex: TX pre-emphasis, TX amplitude, RX equalization) to address the rlol issue.

## Implementing and Simulating the Reference Design

The steps below explain how to run the SERDES Eye/Backplane Demo reference design source code through Diamond map, place and route, bitstream generation, and simulation. Simulation is supported in Windows only.

Both implementation and simulation start with the same steps:

- 1. Open Lattice Diamond design software.
- Open <demo\_directory>\Target\Serdes\_Eye\_Demo.ldf. This will load the Verilog-based project, as shown in Figure 9.

Figure 9. Diamond Verilog HDL Design

🤣 Lattice Diamond - Reports					ا حا	5 🗙
Ele Edit View Project Design Process Tools Window Help						
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0				
1	0					
Process 5 ×	🚯 Start Page 🔟 🔃 Reports 🛛	🔣 HDL Diagram 🗵				З×
V Synthesize Design	Design Summary					^
V Translate Design	Project		Serdes_Eye_Demo p	roject summary		
⊖ 🎸 Map Design	Project Summary     Process Reports	Module Name:	Serdes_Eye_Demo	Synthesis:	SynplifyPro	1
2 Verlog Simulation File	🖶 🎽 Synplify Pro	Implementation Name:	impll	Strategy Name:	Strategyl	1
2 VHDL Simulation File	🖶 🎽 Map 🕀 🕺 Place & Route	Last Process:	Place & Route Trace	State:	Passed	1
A Place & Route Trace	🕀 🎽 Signal/Pad	Target Device:	LFE3-35EA-8FN484CES	Device Family:	LatticeECP3	1
2 I/O Timing Analysis	Bitstream     Analysis Reports	Device Type:	LFE3-35EA	Package Type:	FPBGA484	1
B-2 Export Files	Map Trace	Speed grade:	8	Operating conditions:	CON	1
2 IBIS Model	IJO Timing Analysis	Logic preference file:	Serdes_Eye_Demo.lpf			=
	I/O SSO Analysis	Physical Preference file:	impl1/Serdes_Eye_Der	ao_impl1.prf		1
C Statean Fie		Product Version:	1.1.00.20.36.10	Updated:	2011/03/07 10:15:21	.]
		Implementation Location:	D:/Versa_Go_Wide/SE	DES/Target/impl1		1
		Project File:	D:/Versa_Go_Wide/SE	DES/Target/Serdes_Eye	Demo.ldf	
						-
File List Process Module library Dictionary Hierarchy						~
Output						8×
Timing summary (Setum and Hold):						^
Timing errors: 0 (setup), 0 (hold)						
Score: 0 (setup), 0 (hold)						
cumutative negative stack: 0 (0+0)	-					
	-					
iotai time: U secs						
Done: completed successfully						~
Tcl Console Output Error Warning*						
Ready					Mem Usage: 104,	544 K

### Implementation

To implement the design and generate a bitstream, double-click **Bitstream File** in the **Process** window. This will run through the full synthesis, place and route flow and generate a new serdes\_eye\_demo\_impl1.bit file in the impl1 folder.

## Simulation

The simulation process uses the **custom.do** Aldec Active-HDL simulation script located under the **Target** directory. To ensure this script is used, follow the steps below, as illustrated in Figures 10 to 14:

- 1. Open the Lattice Diamond design tool. Select **Tools->Simulation Wizard**. Select **Next** and provide the name of your choice as the project name. Select **Next**. **RTL** should be selected. Select **Next**.
- 2. In the Add Source window click the '+' button and add the test bench file ...SERDES\Sim\Src\aaa\_SERDES\_tb.v. Select Next and Finish.
- 3. The Active-HDL environment will open. Select **Tool->Execute Macro** and select the **custom.do** file.
- 4. The script compiles all necessary design and test bench files and runs the simulation into the Aldec Waveform window shown in Figure 15.

### Figure 10. Configuring Aldec Simulation

🤣 Simulation Wi	izard	? 🗙
Simulator Proje Enter a name stored.	ect Name a for your simulator project and specify a directory where the project file will be	
Project name:	Simulation	
Project location:	D:/Versa_Go_Wide/SERDES/Target	
Simulator		
<ul> <li>Active-HDL</li> </ul>		
🔘 ModelSim		
	< <u>B</u> ack <u>N</u> ext >	Cancel

Figure 11. Add Source Window

Simulation Wizard Add Source Add HDL type source files.	?
Source Files: D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_7_20bit.v D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_31_20bit.v D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_31_20bit.v D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_quad.v D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_quad.v D:/Versa_Go_Wide/SERDES/Target//source/src/ORCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/ORCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/ORCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/ORCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/ORCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/ORCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/DCPa_tob.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/DCPa_tob.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/DCPa_tob.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_Decode.v D:/Versa_Go_Wide/SERDES/Target//source/src/NCAstra_SCI_NCASTRA_SCI_NCAS	
Copy Source to Simulation Directory	
< <u>B</u> ack	Next > Cancel

## Figure 12. Adding Test Bench

🚸 Lattice Diamond - Reports										
File Edit View Project Design Process Tools 1	Window Help									
2·2·2·6 🗗 🖨 🗠 🕾 🖞 🗅 🤅	h 🖽 🐺 🔍 (	🔍 🔍 🔄 🛛	🗉 🔝 🮯 🔝 🖾							
19 🗃 💭 🗮 🔅 🔡 🍕 🕸 📓 🆓 🕼 📾	s 🕅 🚷 🎲 [		9							
Process		5×	🚯 Start Page 🔝 🔃 🔃 Rep	orts 🗵 🛛 📩 HDL (	Diagram 🗵					a x
Synthesize Design			Design Summary							^
Translate Design			😑 🗾 Project			Serd	les_Eye_Demo p	roject swmary		
W Map Design     Man Trace			Project Summary     Process Reports	Hodule Na	me:	Serdes	_Eye_Demo	Synthesis:	SynplifyPro	
Verilog Simulation File		🚸 Simulation Wizar	d			? 🗙		Strategy Name:	Strategyl	
Place & Poute Decim		Add Source					s Route Trace	State:	Passed	
A Place & Route Trace		Add HDL type so	irce files.				5EA-8FN484CES	Device Family:	LatticeECP3	
2 I/O Timing Analysis 2 I/O SSO Analysis							SEA	Package Type:	FPBGA484	
		Causer Class						Operating conditions:	con	
		Source mes:					_Eye_Demo.lpf		20	=
VHDL Simulation File	Add Source			?	<		Serdes_Eye_De	no_impll.prf		
Bitstream File	Look in: 📔	Src	v 0 🕫	😢 💷 •			.20.36.10	Updated:	2011/03/07 10:15:2	:1
		and SERDES IN		_			sa_Go_Wide/SE	RDES/Target/impl1		
	3	aaa_SERDES_tb_4gen_mo	re				sa_Go_Wide/SE	RDES/Target/Serdes_Eye	Demo.ldf	
	My Recent									
	Documents									
	Desktop									
File List Process Module library Dictionary H										~
Output	My Documents									đΧ
Timing summary (Setup and Hold):	-				Jext >	Cancel				^
Timing errors: 0 (setup), 0 (hold)	My Computer									
Score: 0 (setup), 0 (hold) Cumulative negative slack: 0 (0+0)		055	250.4							
		aaa_StRI	JES_IB	♥ Upen						
	My Network Fil	es of type: Venilog Fil	es (".v;".ver;".ver;".vo;".h;".tf)	✓ Cancel						
Total time: 8 race										
LOOM CANCE O DOOD										
Done: completed successfully										~
Ready									Mem Usage: 11	).564 K
Start @ 0 0 Co UG44_figures	UG44.pdf - Ado	Ь Ì 🔁 UG24_01.3_М	odi	SERDES_DEMO		Diamond	V Figure 11b - I	Paint 🕜 🗞 🖪 🏟 🖓 😫	I 🔜 🛯 🗔 🕄 🎯 🕕 10	:21 AM
										and the owner where the party of the party o

Figure 13. Summary of Sources

summary	
Simulator - Active-HD	
Diniulatur : Atuve-nut Droject Name : Simulation	<b>_</b>
Project Name , Simulation Project Location : Dr/Verca, Co. Wide/SEDDES/Target	
Simulation Stage : RTI	
Simulation Files :	
D:/Versa Go Wide/SERDES/Target//source/src/prbs 7 20bit.v	
D:/Versa Go Wide/SERDES/Target//source/src/prbs 7 20bit guad.v	
D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_31_20bit.v	
D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_31_20bit_quad.v	=
D:/Versa_Go_Wide/SERDES/Target//source/src/prbs_quad.v	
D:/Versa_Go_Wide/SERDES/Target//source/src/registers.v	
D:/Versa_Go_Wide/SERDES/Target//source/src/sw_ctrlstat.v	
D:/Versa_Go_Wide/SERDES/Target//source/src/ORCAstra_SCI_Decode.v	
D://versa_Go_wide/SERDES/larget//source/src/ECP3_top.v	
D;//versa_Go_wide/SERDES/Target/T/source/src/orcastra_hub.V	
Differsa_au_wide/SERDES/Target/ Isource/IPEXPress/PC50.V	
Dilversa Go Wide/SERDES/Target/ (source/src/ty reset sm y	
D:/Versa_Go_Wide/SERDES/Sim/Src/aaa_SERDES_th.v	
Run simulator	

Figure 14. Executing Custom.do File

🛣 Active-HDL 8.2 (Simulation ,Simulation)							
Elle Edit Search View Workspace Design Simulation Tools Window Help	101 D -0 49		100 ps 🖂 44 💷	ib ⊊afa ⊬a	No simulati	10	<b>€</b> ≫
Design Browser				- +- +-			
O. Unsorted	Execute Macro				? 🗙		
- 15 Simulation							
Add New File	LOOK IN	🔄 Target			<u>.</u>		
1 🕀 🕵 / prbs_7_20bit.v		CALC _Sim					
2 🕀 🚱 / prbs_7_20bit_quad.v		backup					
3 € 🕵 / prbs_31_20bit.v	My Hecent Documents	coreip					
4 • Gy/prbs_31_20bit_quad.v		impli Cer					
5 the g/prbs_quad.v		serdes test					
b treating frequencies.v	Desktop	Simulation					
Fight on Constants		🚞 syntmp					
		work					
10 + Su/orcastra hub.v	My Documents	xplace					
11 E By/PC50.v		×y2					
12 Egy/rx_reset_sm.v		Cuscom Mayava					
13 ⊕ 🛃 / tx_reset_sm.v		Elinave					
14 🕀 🛃 / aaa_SERDES_tb.v	My Computer						
– 💕 Add New Library							
🗄 🎁 work library							
	My Network	File name:	custom	•	Open		
	Fiddes	Files of type:	Macro Files (*.do)	•	Cancel		
< · · · · · · · · · · · · · · · · · · ·		Open av					
📄 Files / 💱 Structure ) 🦕 Resources /		upen as.	Auto	<u> </u>			
• # Compile							
* • # Pass 1. Scanning modules hierarchy.							
Module \\$root found in current working library.							
Module ECP3_top found in current working library.							
# Pass 3. Processing behavioral statements.							
• # Running Optimizer.							
# ELB/DAG code generating.							
• # Module \\$root found in current working library.							
# \$root top modules: aaa serdes tb.							
• # Compile success O Errors O Warnings Analysis tim	oe: 1[s].						
• # done							N
>							
Console /							
							INS
🛃 start 🔰 🏉 🧕 🥲 🚞 UG44_figures 👘 UG44.pdf - A 👎	UG24_01.3	≝ serdes_eye	W SERDES_DEM	🚸 Lattice Diamo	🦉 Figure 11d	Active-HDL 8	🗌 🔕 🕾 🚱 🕾 🛢 🛒 🗟 🛄 🕃 👰 🕕 10:23 AM



🛣 Active HDL 8:1 (work. work) - Waveform Editor 1 *												
File Edit Search Yew Workspace Design Simulation Waveform. Tools Window Help 🗘 🔅 🕹 🕹												
🕅 * 🕼 📓 🕺 📓 🐻 🐓 🍠 夕  器 第 🌒 🛗 🗄 ♀ 💁 🎯 🕒 ◇ 蓉 🏷   ト ト ೬ 100 ns 🗄 44 🔳 🛓 ト 💁 💷 🗤 🗧 💷 🗤 👘 🕇 1												
Design Browser *	🏅 🖻 🖻 💋	SH 🛛	Q -I	ାଧ ବେସ୍ତ୍ଙ୍	าม ก	i 👫 🕺 🖿	🛥 🏟 🕴 🤺	<b>76 76 9</b>				
aaa_serdes_tb 🔹	Name	Hiera	Value	1000 cs 20 · ·	40	r - 60 - r	· 80 · · · 10	0	D <b>140</b> 16	0 180 .	· 200 · · ·	220 . US
	serdes_clkn		0									<u> </u>
	R= serdes_clkp		1									
	► reset_n	UUT/	1									
	• • hdoutn	UUTZ	F	<u>×</u>	XF							
	E • hdoutp	UUT/	0	×	Xo							
	🖲 🖻 hdinn	UUT/	F	×	XF							
	🗈 🍽 hđinp	UUT/	0	×	X0							
	🗉 🕊 sci_rddata	UUT/	00	<b>6</b> 00								
	<pre>sci_sel_quad</pre>	UUT/	x									
	🖲 🖛 sciaddress	UUT/	XXXXXX	00000	08011	X (00001 X	X08001	(09001	XX08000 X08001		<u> (08001</u>	08000
Name Value	= soird	UUTZ	×									
	scirdy	UUTZ	z									
	🗈 🎫 scireaddata	UUT/	00	200		XXXXXX			XXXXX XXXXXX			
	🗷 🕊 scireaddata_JT	UUTZ	00	500		XXXXX		XX	XXX00XXXXX00		XXXXX	<u> </u>
	<pre>scisel_ch0</pre>	UUT/	x									
	<pre>scisel_ch1</pre>	UUTZ	×									
	scisel_ch2	UUT/	x									
	scisel_ch3	UUT/	x									
	🗷 🏴 sciwritedata	UUTZ	××	00	)(FF	XE2 X00	XEA XOD	Xee X00	XEA XE3 X00	Xeb X00	χετ χω	
	= sciwstn	UUTZ	×									
	sw_enable_361	UUT/	0									
	■ sw_enable_361.	UUT/	0									
	■ sw_enable_361	UUT/	0									
	= sw_enable_361	UUT/	0									
	sw_select_prbs	UUT/	0									
	■ sw_ini_err_361	UUTZ	0									
	■ sw_clear_err_361	UUTZ	0									
	sel_clk	UUTZ	0									▼ 
Files / Stru/@Res/	😑 ecp3 top.v 👔	š]wavef	orm e,	<u> </u>								
# # FENRL: Remei process initialization dome. * # Allocation: Simulator allocated 596 K [e]bread=2051 e]ab2=3071 kernel=374 adf=01									^			
- # 3:45 FM, Thursday, June 18, 2009								8				
# Simulation has been initialized												
Console /												

# References

The following documents provide more information:

- TN1176, LatticeECP3 SERDES/PCS Usage Guide
- DS1021, LatticeECP3 Family Data Sheet
- EB62, LatticeECP3 Versa Evaluation Board User's Guide

# **Technical Support Assistance**

Hotline: 1-800-LATTICE (North America)

+1-503-268-8001 (Outside North America)

e-mail: techsupport@latticesemi.com

Internet: <u>www.latticesemi.com</u>

# **Revision History**

Date	Version	Change Summary	
April 2011	01.0	Initial release.	
May 2011	01.1	Updated steps for demos to include pressing of GSRN.	

© 2011 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at <u>www.latticesemi.com/legal</u>. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.