



Power Supply Block Diagram


Data Sheet Version = 1.0
LFE3-35E-FN484CES




+11v to +16v
POWER INPUT



12VIN GOOD



1.2V VCC_CORE







1.5V Analog

2.5V


3.3V

Voltage Regulators



Power		
File	Power	
Size	Project	Rev
C	ECP3- VERSA Eval Board	B
Date:	Wednesday, February 09, 2011	Sheet 2 of 11


USB Download






Local JTAG header (iispvM)

- +3.3V
- TDO
- TDI
- PROGRAMM
- GSRN
- GND
- TCK
- DONE
- INITN






PROGRAMM & GSRN Pushbuttons



SPI FLASH




File		
Project		
ECP3 VERSA Eval Board		
Size	Project	Rev
C		B
Date:	Friday, March 18, 2011	Sheet 3 of 11







X1 PCIe Board Fingers
B side = Primary Component Side(TOP)
A side = Secondary Component Side(BOTTOM)

All Nets are 85-ohm differential pairs.
 The P and N traces shall be <20mil matched in length



All Nets to SMAs are 100-ohm differential pairs.
 The P and N traces shall be <20mil matched in length


		1605 Valley Center Parkway Bethlehem, PA 18017
Title: SERDES		
Size: B	Project: ECP3 VERSA Eval Board	Rev: B
Date: Wednesday, February 09, 2011	Sheet: 4	of: 11





Place termination resistors TX_D0-7, TX_ER, TX_EN, GTX_CLK as close to FPGA as possible using 50 ohm impedance traces.

Place termination resistors RX_D0-7, RX_ER, RX_DV, RX_CLK, TX_CLK, CRS, COL as close to the G-PHY as possible using 50 ohm impedance traces.

TX and RX traces are all matched length and < 2"




GPHY 1.8V Power





Lattice Semiconductor Corporation
 1605 Valley Center Parkway
 Bethlehem, PA 18017


File	10/100/1000-T PHY#2/RJ45		
Project	ECP3-VERSA Eval Board		
Date	Thursday, February 24, 2011	Sheet	6 of 11




ALL Memory controller buses, clocks, and control traces must be 50 Ohm Transmission lines



Place Address/Control Termination Resistors as close as possible to Memory Chip U7







Place DDR3_DQ/DQS Termination Resistors as close as possible to U1



FPGA DEVICE TERMINATION for DQ/DQS SIGNALS




Termination as close as possible to U1




1605 Valley Center Parkway
Bethlehem, PA 18017

File		
DDR3 Memory		
Size	Project	Rev
C	ECP3 VERSA Eval Board	B
Date:	Wednesday, February 09, 2011	Sheet 7 of 11

14-SEGMENT DISPLAY



DIP SWITCH/BANK=1.5V








Lattice Semiconductor Corporation
 1605 Valley Center Parkway
 Bethlehem, PA 18017


Title: **LEDs & Switches**

Project: **ECP3 VERSA Eval Board**

Date: Wednesday, February 09, 2011 Sheet 8 of 11








Place bypass caps close to output bank supply pins.



Lattice
Semiconductor Corporation
1605 Valley Center Parkway
Bethlehem, PA 18017


Title: **REF CLOCK GEN**
Project: **ECP3 VERSA Eval Board**
Date: Tuesday, February 22, 2011 Sheet 9 of 11



Lattice Semiconductor Corporation
 1605 Valley Center Parkway
 Bethlehem, PA 18017

Title: Expansion Connector
 Project: ECP3 VERSA Eval Board
 Date: Friday, March 18, 2011


Sheet 10 of 11



4.75" x 6.6in

Dimensions are approximations only.

Refer to the PCIe Card Electromechanical Spec Rev 1.1/2.0



1605 Valley Center Parkway
Bethlehem, PA 18017

Title Mechanical		
Size A	Project ECP3 VERSA Eval Board	Rev B
Date: Friday, March 18, 2011	Sheet 11 of 11	