


<u>MAX1000</u>

SignalTap Lab



Software and hardware requirements to complete all exercises Software Requirements: Quartus® Prime Lite or Standard Edition version 18.0 or 18.1 Hardware Requirements: ARROW MAX1000 Board

1. Introduction

This tutorial provides comprehensive information to help you understand how to analyze and verify your Intel FPGA design within Quartus Prime software. This lab explains how to use Embedded Logic Analyzer megafunction, and gives detailed, step-by-step procedures on how to set up and run Embedded Logic Analyzer.

Lab Notes: Many of the names that the lab asks you to choose for files, components, and other objects in this exercise must be spelled exactly as directed. This nomenclature is necessary because the pre-written software application includes variables that use the names of the hardware peripherals. Naming the components differently can cause errors. There are also other similar dependencies within the project that require you to enter the correct names.

2. Getting Started

The first objective is to ensure that you have all the necessary hardware items and software installed so that the lab can be completed successfully. Below is a list of items required to complete this lab:

- MAX1000 Board (10M08SAU169C8G)
- USB Cable
- Lab files: SignalTap_lab_template: Template files are required to complete the lab. Includes: uart_tx.vhd, uart_tx.sdc
- Quartus Prime 18.0 Lite was used for this lab. Previous/newer versions should work (If no Quartus Prime is installed, refer to MAX1000 User Guide for instructions)
- Installed Arrow USB Drivers (If not, refer to MAX1000 User Guide for instructions)
- Personal computer or laptop running 64-bit Linux / Windows 7 or later with at least an Intel i3 core (or equivalent), 4GB RAM and 12 GB of free hard disk space
- A desire to learn!

3. SignalTap overview

The SignalTap Embedded Logic Analyzer megafunction, which is provided with Quartus Prime software allows you to analyze and verify System-on-a-Programmable Chip (SOPC) designs. It is a powerful tool that lets you capture signals from internal FPGA nodes while the device is running in system, which gives you non-instructive access to signals from internal device nodes.

The Arrow USB Blaster, which is the onboard programming interface of MAX1000, provide analysis support, allowing you to transfer signal data to the Quartus Prime software. Using the intuitive Quartus interface, you can select signals, set up triggering events, configure memory, and display waveforms. You can also use data retrieved by Embedded Logic Analyzer to debug and verify your design.

4. Project with MAX1000

4.1 Quartus Prime project

4.1.1 Create a new Quartus Prime project

- 4.1.1.1 If not already open, from the Start menu or the Desktop, open the Quartus Prime 18.0 Lite software.
- 4.1.1.2 Create a new project using the New Project Wizard: **File** → **New Project Wizard**.

🕽 New F	roject Wizard	×
Intro	duction	
The Ne	w Project Wizard helps you create a new project and preliminary project settings, including the following:	
•	Project name and directory	
•	Name of the top-level design entity	
•	Project files and libraries	
•	Target device family and device	
•	EDA tool settings	
You car	change the settings for an existing project and specify additional project-wide settings with the Settings command	
(Assign	ments menu). You can use the various pages of the Settings dialog box to add functionality to the project.	
Don	t show me this introduction again	
	< Back Next > Finish Cancel Hel	n

4.1.1.3 Click Next.

4.1.1.4 Configure the New Project Wizard directory, name and top-level entity information:

- Enter a directory in which you will store your Quartus project files for this design, for example, C:/MAX1000/SignalTap_lab
- Specify the name of the project: **signaltap_lab**
- Specify the name of the top-level entity: **uart_tx**



New Project Wizard	
Directory, Name, Top-Level Entity	
Vhat is the working directory for this project?	
:/MAX1000/SignalTap_lab	
/hat is the name of this project?	
ignaltap_lab	
vhat is the name of the top-level design entity for this project? This name is case sensitive and must exactly r esign file.	natch the entity name in the
Jart_tx	

4.1.1.5 Click Next.

4.1.1.6 On the Project Type page, select **"Empty project"** and click **Next**.

New Project Wizard					
Project Type					
Select the type of project to create.					
Empty project					
Create new project by specifying project files and li	ibraries, target d	levice family an	d device, and I	DA tool settings.	
O Project template					
Create a project from an existing design template. software, or download design templates from the		from design ter	nplates install	ed with the Quar	tus Prime

WUW

- 4.1.1.7 On the Add Files page, add source files to the project by clicking on the button and browse into the lab files folder where you will locate the provided design files and add:
 - uart_tx.vhd
 - uart_tx.sdc

			Add All to add all design file	s in the project d	irectory to the project	
ile name:	always add design files	to the project later.				Add
٩					×	Add All
File Name	Type d VHDL File	Library [Design Entry/Synthesis Tool	HDL Version		Remove
·	c Synopsys Design Co	nstraints File				Up Down Properties

- 4.1.1.8 Click Next.
- 4.1.1.9 Specify Family and Device Settings. Use pull-down menus to select MAX10 family or enter the part number in the Name Filter text box. The part number is **10M08SAU169C8G**.

New Project Wizard								
amily, Device	& Board Settin	gs						
Device Board								
Select the family an	d device you want to t	arget for c	ompilation.					
'ou can install addi	tional device support	with the In	stall Devices com	mand on the	Tools menu.			
To determine the ve	ersion of the Quartus F	rime softw	vare in which you	r target devid	e is supported	I, refer to the <u>Device Support List</u> webpage.		
Device family				Show in 'A	vailable device	es' list		
Family: MAX 10 (DA/DF/DC/SA/SC)		•	Package:	UFBO	GA 🔻		
Device: All			•	Pin count:	169	•		
Target device				Core spee	d grade: 8	8 🔻		
O Auto device se	ected by the Fitter			Name filte	ame filter: 10M08SAU169C8G			
Specific device	selected in 'Available (devices' lis	t	Show advanced devices				
Other: n/a								
Available devices:								
Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory			
10M085AU169C80		8064	130	130	387072	48		
10M085AU169C80	6E5 3.3V	8064	130	130	387072	48		
				< Back	Next >	Finish Cancel Help		

4.1.1.10 Click Finish. MAX1000 SignalTap Lab


4.2 Design entry

Overview: In this module you will add missing components to your design.

4.2.1 Add PLL to the Quartus project

4.2.1.1 From the IP Catalog panel on the left side, expand the menus for the **Basic Functions** → **Clocks; PLLs and Resets** → **PLL** and double click on **ALTPLL**.

If the IP catalog is not visible, then right click on the toolbar and select IP catalog.



4.2.1.2 On the Save IP Variation window, enter the following information.

- IP variation file name: <project_directory>/PLL
- IP variation file type: VHDL

🕥 Save IP Variation	×
IP variation file name:	ОК
C:/MAX1000/SignalTap_lab/PLL	
IP variation file type	Cancel
• VHDL	
○ Verilog	


4.2.1.3 Click OK.

WUW

4.2.1.4 Under General/Modes tab (page 1 of 12) of PLL MegaWizard change the frequency of clock input to **12 MHz.** This source is provided by the internal oscillator in the MAX10 FPGA.

× MegaWizard Plug-In Manager [page 1 of 12]	? X
	About
Parameter 2 PLL 3 Output 4 Settings Reconfiguration Clocks 4	EDA Summary
General/Modes > Inputs/Lock > Bandwidth/:	SS > Clock switchover >
	Currently selected device family: MAX 10 -
PLL	Match project/default
areset indio frequency: 12.000 MHz locked Cit Ratio Ph (gg DC (%) gg 1/1 0.00 50.00 MAX 10	General Which device speed grade will you be using? Use military temperature range devices only What is the frequency of the inck0 input? 12.000 MHz • Set up PLL in LVDS mode Data rate: Not Available * Mbps PLL Type Which PLL type will you be using? Enhanced PLL Select the PLL type automatically
	Operation Mode How will the PLL outputs be generated? Use the feedback path inside the PLL In normal mode In source-synchronous compensation Mode In zero delay buffer mode Connect the fornimic port (bidirectional) OWth no compensation Create an 'fbin' input for an external feedback (External Feedback Mode) Which output clock will be compensated for? Concel Eack Next>Enish

- 4.2.1.5 Click Next.
- 4.2.1.6 Under Input/Lock tab (page 2 of 12) uncheck 'areset' input and locked output option.




MAX1000 SignalTap Lab


- 4.2.1.7 Click Next until you reach the Output Clocks tab (page 6 of 12).
- 4.2.1.8 Under the clk c0 tab (page 6 of 12) select "Enter output clock frequency" and set **0.1152** MHz.

ℜ MegaWizard Plug-In Manager [page 6 of 12]		? ×
ALTPLL		<u>About</u> <u>D</u> ocumentation
I Parameter I PLL 3 Output Settings I Reconfiguration Clocks dk c0 dk c1 dk c2 dk c3	4 EDA 5 Summary	
PLL inclk0 frequency: 12.000 MHz Operation Mode: Normal Cit: Ratio Ph (cg) DC (%) o 0 0:020 0.00 50.00 MAX 10	CO - Core/External Output Clc Able to implement the requested PLL Use this dock Clock Tap Settings Enter output dock frequency: Clock multiplication factor Clock division factor Clock the displayed internal settings of the PLL is recommended for use by advanced users only	Requested Settings Actual Settings 0.11520000 MHz 1 • 0 6 625 6 0.00 • 0.00 • 0.00 • 0.00 • 0.00 • 0.00 • 0.00 • 0.00 • 0.00 • 0.00 • 0.00 •
		Per Clock Feasibility Indicators c0 c1 c2 c3 c4 Cancel < Back Next > Einish

- 4.2.1.9 Click **Finish.** This will take you to the Summary tab (page 12 of 12). Click **Finish** again to close ALTPLL MegaWizard Manager.
- 4.2.1.10 In the pop-up Quartus Prime IP Files accept all defaults and click Yes.



4.2.1.11 In the search bar of IP Catalog, type "counter", and add LPM_COUNTER.




4.2.1.12 On the Save IP Variation window, enter the following information.

- IP variation file name: <project_directory>/COUNTER
- IP variation file type: VHDL

Save IP Variation	×
IP variation file name:	ОК
C:/MAX1000/SignalTap_lab/COUNTER	
IP variation file type	Cancel
VHDL	
○ Verilog	

4.2.1.13 Click OK.

4.2.1.14 On the General Parameter Settings tab (page 1 of 5) accept all defaults and click Next.



MAX1000 SignalTap Lab

4.2.1.15 On the General 2 Parameter Settings tab (page 2 of 5) select **Count Enable** and click **Next**.

🕺 MegaWizard Plug-In Manage	MegaWizard Plug-In Manager [page 2 of 5] ? X				
DIPM_COUN	ITER		About	<u>D</u> ocumen	tation
1 Parameter 2 EDA 3 S Settings General Ceneral 2	optional Inputs				
COUNTER clock up counter cnt_en q(7.0)	Which type of counter do you want? Plain binary Modulus, with a count modulus of Do you want any optional additional ports? Clock Enable Count Enable 	Carry-in			
Resource Usage 8 lut + 8 reg		Cancel < Ba	ack <u>N</u> ext >	• Eir	iish .:

4.2.1.16 On the Optional Inputs tab (page 3 of 5) select Load.


🔨 MegaWizard Plug-In Manage	r [page 3 of 5]	? ×
LPM_COUN	ITER	<u>About</u> <u>D</u> ocumentation
I Parameter Settings I EDA I S General General 2 I	Optional Inputs	
COUNTER sload up counter data[7.0] clock q[7.0] cnt_en	Do you want any optional inputs?	Asynchronous inputs Clear Load Set Set to all 1's Set to 0
Resource Usage 8 lut + 8 reg		Cancel < Back Next > Finish

4.2.1.17 Click **Finish**. This will take you to the Summary tab (page 5 of 5). Click **Finish** again to close LPM_COUNTER MegaWizard Manager.



WUW

4.2.1.18 In the pop-up Quartus Prime IP Files accept all defaults and click Yes.




4.2.1.19 In the search bar of IP Catalog, type "shift", and add LPM_SHIFTREG.

P Catalog 🛛 📮 🗗 🗙				
🔍 shift 🛛 🗶 📃				
👻 🚔 Installed IP	🛚 🙀 Installed IP			
✓ Library				
✓ Basic Functions				
✓ Miscellaneous				
LPM_CLSHIFT				
e.,	LPM_SHIFTREG			
Y On Chip Memory				
Shift register (RAM-based				
🌖 Search for Part	ner IP			

4.2.1.20 On the Save IP Variation window, enter the following information.

- IP variation file name: <project_directory>/SHIFTREGISTER
- IP variation file type: VHDL



4.2.1.21 Click OK.

4.2.1.22 On the General tab (page 1 of 4) set the output pus to **10 bits**. For the outputs only select **Serial shift data output** and for the input only select **Parallel data input**.

🕺 MegaWizard Plug-In Manager	[page 1 of 4]	? ×
2 LPM_SHIFT	REG	About Documentation
Settings	mmary	
General Optional Inputs	>	
SHIFTREGISTER load data[9.0] shiftout clock	Currently selected device family: How wide should the 'q' output bus be? 10 v bits Which direction do you want the registers to shift? (a) Left (b) Right Which outputs do you want (select at least one)? (c) Data output (c) Serial shift data output Do you want any optional inputs?	MAX 10 ▼ Match project/default
	Clock Enable input Serial shift data input	
	Parallel data input (load)	
Resource Usage	Cancel	idk Next > Einish

4.2.1.23 Click Next.

4.2.1.24 On the Optional Inputs tab (page 2 of 4) only select **Set** for Synchronous inputs.

🎒 LPM_SHI	TREC	About Documentation
	TREG	
1 Parameter 2 EDA 3	Summary	
Settings		
General Optional Inputs		
SHIFTREGISTER	Do you want any optional inputs?	
load left shift	Synchronous inputs	Asynchronous inputs
← sset	Clear	Clear
← data[90] shiftout →	 ✓ Load	Load
←> clock	🗹 Set	Set
	Set to all 1's	Set to all 1's
	O Set to 0	O Set to 0
Resource Usage		Cancel < Back Next > Finish

- 4.2.1.25 Click **Finish**. This will take you to the Summary tab (page 4 of 4). Click **Finish** again to close LPM_SHIFTREG MegaWizard manager.
- 4.2.1.26 In the pop-up Quartus Prime IP Files accept all defaults and click Yes.

🕥 Quartus Prime IP Files	×
When you create an Intel IP variation, a Quartus Prime IP File Quartus Prime IP Files are used to represent the Intel IP in yo want to add the Quartus Prime IP File to the project?	
C:\MAX1000\SignalTap_lab\SHIFTREGISTER.qip	
Automatically add Quartus Prime IP Files to all projects	
Automatically add Quartus Prime IP Files to all projects (Note: Turning on this option permanently suppresses this d change this setting in the Options dialog box)	ialog box. You can

- 4.2.1.27 Double click on uart_tx to open top-level entity.
- 4.2.1.28 Right click in the text editor and select **Insert Template** form the pop-up menu.
- 4.2.1.29 In the Insert Template window, expand the "Megafunction" and after it the "VHDL Components". The three components that were created can now be seen. Click on **PLL.cmp** to see the template code.

💠 Insert Template	×
Insert Templates: Language templates: AHDL Quartus Prime TCL Timing Analyzer SystemVerlog TCL Verlog HDL VHOL Wdgafunctions VHDL Components COUNTER.cmp PLLcmp SHIFTREGISTER.cmp	<pre> Preview: Copyright (c) 2018 Intel Corporation. All rights reservedYour use of Intel Corporation's design tools, logic functionsand other software and tools, and its AMPP partner logic(including device programming or simulation files), and anyassociated documentation or information are expressly subjectso the terms and conditions of the Intel Program Ucensesubscription Agreement, the Intel Quartus Prime License Agreement,the Intel FPGA IP License Agreement, or other applicable licenseagreement, including, without limitation, that your use is forthet and sold by Intel or its authorized distributors. Pleaserefer to the applicable agreement for further details. component PLL</pre>
	< >> Save Insert Close

4.2.1.30 Move the cursor where the "PLL component declaration" place is marked in the architecture section of uart_tx.vhd and click Insert. If you want, you can delete the comment lines.


44 45 46 47 48 49	<pre>signal iCLK : std_logic; signal iCTRL : std_logic := '0'; signal iDATACNT : std_logic_vector(7 downto 0); signal iDATASHFT : std_logic_vector(0 to 7);</pre>
50 51 52 53 54	D
55 56 57 58 59 60 61 62 63 64 65	<pre>component PLL PORT inclk0 : IN STD_LOGIC := '0'; c0 : OUT STD_LOGIC end component; </pre>
66 67 68 69 70	COUNTER COMPONENT DECLARATION COUNTER COMPONENT DECLARATION
71 72 73 74 75 76 77 78	
79 80 81 82 83 84 85	<pre>begin clock : PLL port map(inclk0 => CLK,</pre>

- 4.2.1.31 Repeat these steps with COUNTER.cmp and SHIFTREGISTER.cmp.
- 4.2.1.32 If you inserted all three components declaration into the source code, **close** Insert Template window.
- 4.2.1.33 Save your design by clicking on \square button or select **File** \rightarrow **Save** from the menu.

4.2.2 Analysis and Synthesis


4.2.2.1 Run Analysis and Synthesis by clicking on ^k button on the toolbars, or **Processing** → **Start** → **Analysis and Synthesis**.

There should be no errors. If there are errors, they should be fixed before continuing. If there are no errors the compilation task windows should look like this:



4.2.3 Pin Assignments

4.2.3.1 Open **Pin Planner** by clicking on ^I button on the toolbars, or **Assignments** → **Pin Planner**.



4.2.3.2 In the bottom table, type **PIN_H6** in Location column of the CLK.

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
BTN	Input				2.5 V (default)		12mA (default)			
ELK	Input	PIN_H6	2	B2_N0	2.5 V (default)		12mA (default)			
UART_TX	Output				2.5 V (default)		12mA (default)	2 (default)		
< <new node="">></new>										

4.2.3.3 Repeat the previous step with the following assignments:

Node Name	Pin Location			
BTN	PIN_E6			
UART_TX	PIN_H8			

4.2.3.4 Double click in the I/O Standard column of BTN to open a drop-down list and change the 2.5V (default) to **3.3 V Schmitt Trigger**.

4.2.3.5 Change the I/O Standard of CLK and UART_TX to **3.3-V LVTTL**.

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
BTN	Input	PIN_E6	8	B8_N0	3.3 V Schmitt Trigger		8mA (default)			
💾 CLK	Input	PIN_H6	2	B2_N0	3.3-V LVTTL		8mA (default)			
UART_TX	Output	PIN_H8	5	B5_N0	3.3-V LVTTL		8mA (default)	2 (default)		
< <new node="">></new>										

4.2.3.6 **Close** the Pin Planner, the settings are automatically saved.

4.3 Analysis

4.3.1 SignalTap setup

4.3.1.1 In the Quartus Prime, select in the menu **Tools** \rightarrow **Signal Tap Logic Analyzer**.

ance Manager: 📉 😥	🛎 🔄 Invalid JT/	AG configurati	on					×	JTAG Chain Configuration: No dev	ices detecte	d
ince	Status	Enabled	LEs: 0	Memory: 0	Small: NA	Medium: NA	Large: NA		Hardware:	Y	Setup
🔝 auto_signaltap_0	Not running		0 cells	0 bits	NA	NA	NA		Device: None Detected	~	Scan Cha
											Scarrena
									>> SOF Manager.		
		Lock mod	de: 📄 Allow al	1	•			Signal Conf	2		×
uto_signaltap_0 Node		Data Ena		able Trigger Con					iguration:		^
ype Alias	Name	0	0	1 Basic A				Clock:			
Double-click to add nodes								Data			
								Sample d	lepth: 128 🔻 RAM type: Auto		•
								Segm	ented: 2 64 sample segments		~
								Nodes All	located: Auto O Manual:	0	*
									actor: 0		•
									qualifier:		
									Continuous		-
								Type:			
								Input p	ort		
								Nodes /	Allocated: Auto Manual:	0	A V
								Reco	ord data discontinuities		
								🗌 Disa	ble storage qualifier		
								Trigger			
								<	· · ^ ·		>
Data 👼 Setup											
and and setup		-	2								
erarchy Display:	×	🗌 Data Log: 🖡	+								

- 4.3.1.2 Right click on the auto_signaltap_0 instance and select **Rename Instance** from the pop-up menu. Rename it to **uart_interface**.
- 4.3.1.3 Double click in the Setup tab to add nodes.

Overview: In this module you will setup the SignalTap II environment and run it on your MAX1000 board.

4.3.1.4 In the Node Finder select **Signal Tap: pre-synthesis** for the Filter and click on **List**.

Node Fir	nder				:
Named:	•			~	List <
Options					Start node search
Filter:	Signal Tap	o: pre-synthesis	▼ Customize		
Look in:	uart_tx	~	🗹] Include subentities	Hierarchy view
Matching	Nodes:			Nodes Found:	
Na	me	Assignments	¢	Name	Assignments
> PLL:cl > COUN	TN LK :TRL ART_TX	PIN_E6 PIN_H6 Unassigned PIN_H8	> >> <<		
٢		د	• [¢	<	sert Close

- 4.3.1.5 Select **BTN**, **iCTRL** and **UART_TX** and click on **button**.
- 4.3.1.6 Expand "COUNTER:datagen" and select **q** node group. Click on **b**utton.

🟸 Node Fir	nder				×
Named:	*			~	List
Options Filter:	Signal Tap: pre-synth	nesis	🗹	Include subentities	Customize Hierarchy view
Matching				Nodes Found:	
	Name	^	¢	Name	Assignments
👆	TRL			BTN	PIN_E6
9 <u>ut</u> U	ART_TX			CTRL	Unassigned
> PLL:c	lock			UART_TX	PIN_H8
or o	ITER:datagen clock cnt_en sload m_counter:LPM_COUI data	NTER_1	> >> v	් ₽ COUNTgen q	Unassigned
> SHIFT	REGISTER:serdes	~			
<		>	[¢	<	>
				Ir	nsert Close

4.3.1.7 Click Insert and close the Node Finder window.

4.3.1.8 Only leave Trigger Enable for BTN and uncheck it for the other nodes.

uart_interface			Lock mode:	🚅 Allow all changes				
		Node	Data Enable	Trigger Enable	Trigger Conditions			
Туре	Alias	Name	11	1	1 🗹 Basic AND 🔻			
in		BTN	\sim	✓				
B		ICTRL	\checkmark					
out		UART_TX	\checkmark					
5		⊡ COUNTER:datagen q[70]	\checkmark					

4.3.1.9 Right click in the Trigger Conditions cell of BTN and select **Rising Edge**.

uart_i	interfa	ce	Lock mode:	📫 Allow all chan	ges		•
		Node	Data Enable	Trigger Enable	Trigger Condit		
Туре			11	1	1 🗹 Basic AND	•	
<u>in</u>		BTN	✓	<u>~</u>			AND / OR
<u>_</u>		ICTRL					ANDION
eut		UART_TX				•	AND
5		⊡ COUNTER:datagen q[70]	\checkmark				OR
							NAND
							NOR
							XOR
							XNOR
							TRUE
							FALSE
							Compare
							Don't Care
						<u>0</u>	Low
						N	Falling Edge
						5	Rising Edge
						1	High
						х	Either Edge
🧯 D	ata	😹 Setup					Insert Value

- 4.3.1.10 In the Signal Configuration window on the right side, click on the button to browse the clock signal.
- 4.3.1.11 In the Node Finder window, make sure, that the Signal Tap: pre-synthesis is selected for the Filter, and click on the **List** button.

WUW

4.3.1.12 In the Matching Nodes window expand "PLL:clock" and select **c0**. Click on > button.

_						
Named:	*				~	List <
Options						
Filter:	Signal Tap: pre-s	ynthesis				 Customize
Look in:	uart_tx		~	🗹	Include subentities	Hierarchy view
Matching	Nodes:	+:	-:	Nod	es Found:	
	Name	Assignme	<u>^</u> ₱		Name	Assignments
uart_tx				5	PLL:clock c0	Unassigned
> \load	:delay					
💾 E	TN	PIN_E6		_		
iii - C	LK	PIN_H6	>	•		
	CTRL	Unassigned	>	>		
🦀 u	IART_TX	PIN_H8		<		
Y PLL:c	lock		<	<		
	▶ c0	Unassigned				
4	inclk0	Unassigned				
	tpll:aomponent		5			
	men. Jaka and	>	·	[¢ <		>

- 4.3.1.13 Click **OK** to close window.
- 4.3.1.14 Leave the other parameters of Signal Configuration by default. After you have set the nodes, you should look the following settings:

nstance 🔝 uart_interface		G configuration						×	JTAG Chain Co	nfiguration: No de	evices detect	ed
🔝 uart_interface	Status	Enabled LI	is: 529	Memory: 1408	Small: 0/0	Medium: 1/42	Large: 0/0		Hardware:		v	Setup
	Not running	5	9 cells	1408 bits	0 blocks	1 blocks	0 blocks		Device: No	ne Detected	v	Scan C
									>> SOF Mar	nager: 🚢 🕕		
uart_interface		Lock mode:	🔒 Allow all cha	anges	•			Signal Configu	ation:			
Node		Data Enable	Trigger Enable					Clock: PLL:clo	ckic0			
Type Alias Na	ame	11	1	1 I Basic AND	•			Data				
ictrl.												_
UART_TX									n: 128 🔻 R/			-
COUNTER:datag	gen[q[70]							Segmente	:d: 2 64 sample	e segments		~
								Nodes Alloca	ted: 🖲 Auto	O Manual:	11	A V
								Pipeline Fact	or: O			-
								Storage qua	lifier:			
								Туре:	Continuous			•
								Input port	auto stp extern	al storage qualifie	r	
									cated: Auto	O Manual:	11	A
									data discontinuiti			
									storage qualifier	5		
								Trigger				
								Nodes Alloca	ted: 🖲 Auto	O Manual:	1	*
៊ Data 🐺 Setup												
Hierarchy Display:	×	Data Log: 📴										
✓ ✓ ⇒ uart_tx		🔝 uart_interfa	:e									
COUNTER:datager												

- 4.3.1.15 Save the analyzer setting by clicking on
 button or **File** → **Save** and enter the following information:
 - File name: uart_tx
 - Save as type: Signal Tap Logic Analyzer Files (*.stp)
 - Make sure that "Add file to current project" option is checked.

← → 丶 📙 « M/	AX1000 → SignalTap_lab	v ∂	Search SignalTa	ap_lab	P
Organize 👻 New folde	er				•
This PC	Name	Date modified	Туре	Size	
3D Objects	db	2019. 01. 23. 16:30	File folder		
Desktop	greybox_tmp	2019. 01. 23. 15:02	File folder		
Documents	incremental_db	2019. 01. 23. 15:51	File folder		
Downloads	output_files	2019. 01. 23. 16:30	File folder		
Music					
•					
Pictures					
Videos					
🏥 HUL00159 (C:)					
File name: uart_t	tx				_
Save as type: Signal	l Tap Logic Analyzer Files (*.stp)				
		Add file to current	Save	Cancel	

4.3.1.16 Click Save.

4.3.1.17 In the Quartus Prime pop-up window click **Yes** to add this file to the current project.



4.3.2 Compiling the Design

4.3.2.1 Before the compilation, make sure, that uart_interface instance is enabled in SignalTap.

Instance Manager: 📉 😥 🔳 🛄 Invalid JTAG configuration										
Status	Enabled	LEs: 529	Memory: 1408	Small: 0/0	Medium: 1/42	Large: 0/0				
Not running		529 cells	1408 bits	0 blocks	1 blocks	0 blocks				
		_		1						

4.3.2.2 Start Compilation by clicking on ► button on the toolbars, or Processing → Start Compilation.


This process is also available in SignalTap not only in Quartus. Use one that is more comfortable for you.

There should be no errors. If there are errors, they should be fixed before re-compilating. The 100% in the lower right corner or a green checkmark next to the Compile Design in the Compilation task window indicates that the compilation was successful.

🔽 🗟 쑫 🗋 🗂 つ C 🛛 uart_tx		0 🕨 K K 🔶 🕲 T 🔌 🕅			
ect Navigator 🔥 Hierarchy 🔹 🤉 🖉 d				Compilation Report - uart_tx	IP Catalog
Entity:Instance		Flow Summary			
MAX 10: 10M08SAU169C8G	Flow Summary	< <filter>></filter>			Y 🏭 Installed IP
📅 uart_tx 🐴	Flow Settings	Flow Status	Successful - Wed Jan 23	17:45:18 2019	Project Directory
	Flow Non-Default Global Set		18.0.0 Build 614 04/24/2	1018 SJ Lite Edition	No Selection Available
	Flow Elapsed Time	Revision Name	uart_tx		✓ Library
	Flow OS Summary	Top-level Entity Name	uart_tx		Basic Functions
	Flow Log	Family	MAX 10		> DSP
	> 📥 Analysis & Synthesis	Device	10M085AU169C8G		> Interface Protocols
	> Fitter	Timing Models	Final		> Memory Interfaces and Con
	> Assembler	Total logic elements	617 / 8,064 (8 %)		> Processors and Peripherals
	> Power Analyzer	Total registers	456		> University Program
	Flow Messages	Total pins	3/130(2%)		Search for Partner IP
	Flow Suppressed Messages		0		
	Timing Analyzer	Total memory bits	1,408 / 387,072 (< 1 %)		
s Compilation 👻 🗏 👰 d	×	Embedded Multiplier 9-bit elements Total PLLs	0/48(0%) 1/1(100%)		
Task		UFM blocks	0/1(0%)		
Y 🕨 Compile Design		ADC blocks	0/1(0%)		
Analysis & Synthesis		ADC DIOCKS	0/1(0%)		
> Fitter (Place & Route)					
Assembler (Generate programming f					
Timing Analysis					
> EDA Netlist Writer					
Edit Settings					
Program Device (Open Programmer)					
					+ Add
All 🔕 🖄 🔺 🗡 💙 < <filter>></filter>		🕈 Find 🛛 💏 Find Next			
Type ID Message					
332146 worst-case minimum pu					
332114 Report Metastability:					
 332102 Design is not fully of 332102 Design is not fully of 					
Quartus Prime Timing	Analyzer was successful. 0 e	rrors, 1 warning			
293000 Quartus Prime Full Co	mpilation was successful. 0	errors, 11 warnings			
<					

4.3.3 Configuration

4.3.3.1 Connect your MAX1000 board to your PC using an USB cable. Since the Arrow USB Blaster should be already installed, the Window's Device Manager should display the following entries are highlighted in red (port number may differ depending on your PC):



4.3.3.2 Open the SignalTap window and click on the **Setup...** button in the top right corner.

JTAG Chair	n Configuration: No	devices detected	×
Hardware:		~	Setup
Device:	None Detected	~	Scan Chain
>> SOF	Manager: 🚢 🕕		

4.3.3.3 Double click **Arrow-USB-Blaster** entry in the Hardware Setup tab. The Currently selected hardware should now show Arrow-USB-Blaster [USB0] (depending on your PC, the USB port number may variant).

lardware Settings JTAG S	ettings		
elect a programming hardwar ardware setup applies only to			
urrently selected hardware: Available hardware items	Arrow-USB-BI	aster [USB0]	
Hardware Arrow-USB-Blaster	Server Local	Port USB0	Add Hardware Remove Hardware

4.3.3.4 Click Close.

4.3.3.5 The hardware configuration window should be updated as follows.

JTAG Chain Configuration: JTAG ready										
Hardware:	Setup									
Device:	@1: 10M08SA(. ES)/10M08SC 🔻	Scan Chain								
>> SOF	Device: @11 10M085A(-jES)/10M085C(-) Scan Chair >> SOF Manager:									

- 4.3.3.6 Click on button to choose the programming file.
- 4.3.3.7 Navigate to <project_directory>/output_files/ and select the uart_tx.sof file.
- 4.3.3.8 Click **Open**.

4.3.3.9 Click on key button to program the board. When the configuration is complete, the message box in the middle should write "Ready to acquire".

File Edit View Project Prod													
Instance Manager. 🌂 👂 🔳	Ready to acc	×	JTAG Chain Configuration: JTAG ready	×									
Instance	Status	Enabled	LEs: 529	Memory: 1408	Small: 0/0	Medium: 1/42	Large: 0/0		Hardware: Arrow-USB-Blaster [USB0]	s			
🔝 uart_interface	Not running	\checkmark	529 cells	1408 bits	0 blocks	1 blocks	0 blocks						
									Device: @1: 10M08SA(. ES)/10M08SC (nain			
									>> SOF Manager: 📥 🕖 'output_files/uart_tx.sof				

4.3.4 Analyze the design

4.3.4.1 Click on to run analysis. When you pressed it, the status of uart_interface instance should change to "Waiting for trigger".

This analyzer type is a single acquisition, it runs only once after triggering.

Instance Manager. 📉 🔊 🔳 🛄 Acquisition in progress												
nstance	Status	Enabled	LEs: 529	Memory: 1408	Small: 0/0	Medium: 1/42	Large: 0/0					
🔝 uart_interface	Waiting for trigger		529 cells	1408 bits	0 blocks	1 blocks	0 blocks					

4.3.4.2 Press the user button on MAX1000 board to generate a trigger signal for the analyzer. The trigger is the rising edge of the BTN, so the analyzing will start when you release the button.

log: T	rig @ 2	2019/01/24 14:50:41 (0:7:8.7 elapsed)				click to inse	rt time bar			
Туре	Alias	Name	-16 -8 Q	8 <u>1</u> 6	24 32	4p 48	5β 64	- 72 8 ρ	88 96	104 112
*		BTN								
*		ICTRL						Lſ		
*		UART_TX					v			
5		E COUNTER:datagen q[70]	56h	(57h)	58h	59h	5Ah	5Bh	5Ch	5Dh

4.3.4.3 You can zoom into the waveform by selecting the section of the examination by mouse.

log: T	rig @ 2	2019/01/24 14:50:41 (0:7:8.7 elapsed)						click to inse	rt time bar			
Туре	Alias	Name	-16 -8 9				2		56 64	72 8p	96	104 112
*		BTN										
*		ICTRL										
*		UART_TX		un	J			w.	v. v. —		vvv —	
5		E COUNTER:datagen q[70]	56h	57h	X	58h	χ	59h	5Ah	5Bh	5Ch	5Dh

4.3.4.4 On the data screen you can see that the data is enabled on the rising edge of iCLK and it sends the data to the serial UART_TX output. The transmission signal contains a start bit, 8 bits data, starting with LSB, and one stop bit.

log:	Trig @	2019/01/24 14:50:41 (0:7:8.7 elapsed)												click to	insert t	ime bai	r										
Туре	Alias	Name	12	1,3	14	15	16	17	1β	19	2p	2,1	22	2,3	24	2,5	2,6	27	28	29	зр	3,1	3,2	зз	3,4	3,5	36
×.		BTN																									_
*		ICTRL																									
ž		UART_TX	_																								
6		⊡-COUNTER:datagen q[70]			57	h										58h									5	9h	_

4.3.4.5 On the timescale the default setup is the sample numbers, where each number represents a clock period. You can change it by right click on the timescale and select **Time Units...** from the pop-up menu.

Туре	Alias	Name	12	13	14	15	16	17	18	19 20	21 22	23	24	25 2	6	27	28	29	зр	3,1	32	3,3	3,4	35	36
*		BTN								Insert Time	Bar														_
*		ICTRL								Delete Time	Bar														
*		UART_TX								Delete All T	me Bars														
5		■ COUNTER:datagen q[70]			57	h																	59	9h	
										Insert Maste	er Time Bar														
										Set As Mast	er Time Bar														
										Move Maste	er Time Bar														
									~	Sample Nur	nbers														
										Time Units.															
									x	Fit in Windo	w	Ctrl	+Alt+W												
									•	Zoom In		Ctrl	+Space												
									٩	Zoom Out		Ctrl	+Shift+S	Space											
									-9 <mark>8</mark> 2	Center Wav	eform on Trigg	ger													

4.3.4.6 In the Time Units window set the time to **0.1152 MHz** and press **OK**. After this process you can check the waveforms with horizontal μs scale.

🟸 Tin	ne Units		
Time:	0.1152	MHz 🔻	ОК
			Cancel
			Help

4.3.5 Design modification

4.3.5.1 In Quartus Prime search "datagen : COUNTER" component instantiation in the architecture section of uart_tx-vhd after the word 'begin'. Modify the counter enable and synchronous load in the port map to:

cnt_en => '1',
sload => '0',

104 105	be	gin
106 107		clock : PLL
108		<pre>port map(inclk0 => CLK,</pre>
109 110		<pre>c0 => iCLK);</pre>
111	F	
112 113		<pre>datagen : COUNTER port map(clock => iCLK,</pre>
114 115	Ī	cnt_en => '1', data => x"56",
116		sload => 'O',
117 118		<pre>q => iDATACNT);</pre>
119	F	
120		serdes : SHIFTREGISTER

4.3.5.2 Save the modification by clicking on \square button or select **File** \rightarrow **Save** from the menu.

4.3.6 Recompilation and reconfiguration

4.3.6.1 Start Compilation by clicking on ► button on the toolbars, or **Processing** → Start Compilation.

There should be no errors. If there are errors, they should be fixed before re-compilating. The 100% in the lower right corner or a green checkmark next to the Compile Design in the Compilation task window indicates that the compilation was successful.

	DID つで uart_tx		3 F K K 🔶 🛛 T 🔊 🕅			 IP Catalog 📮
ject Navigator	A Hierarchy 🔹 🤉 🛱 🛪				Compilation Report - uart_tx	
	Entity:Instance		Flow Summary			< ×
MAX 10: 10M085	SAU169C8G	Flow Summary Flow Settings	Flow Status			Y 🎎 Installed IP
📅 uart_tx 🐴		Flow Settings		Successful - Thu Jan 24 18.0.0 Build 614 04/24/2		Project Directory
sid_hub:a		Flow Elapsed Time	Revision Name	uart tx	COT6 SJ Lite Edition	No Selection Available
> PLL:clock		Flow OS Summary	Top-level Entity Name	uart_tx		✓ Library
> COUNTER		Flow Log	Family	MAX 10		> Basic Functions
> < SHIFTREG		Analysis & Synthesis	Device	10M085AU169C8G		> DSP
> 9% sld_signa	altap:uart_interface	> Fitter	Timing Models	Final		> Interface Protocols
		Assembler	Total logic elements	617 / 8,064 (8 %)		Memory Interfaces and Controll
		Power Analyzer	Total registers	456		 Processors and Peripherals University Program
		Flow Messages	Total pins	3/130(2%)		University Program Search for Partner IP
		Flow Suppressed Messages		0		Search for Partner P
	>	> Timing Analyzer	Total memory bits	1.408 / 387.072 (< 1 %)		
6	Compliation • = 0 8 ×		Embedded Multiplier 9-bit elements	0/48(0%)		
•			Total PLLs	1/1(100%)		
	Task		UFM blocks	0/1(0%)		
Y 🕨 Comp	pile Design		ADC blocks	0/1(0%)		
> 🕨 AI	nalysis & Synthesis					
> > FI	itter (Place & Route)					
> ► A:	ssembler (Generate programming files)					
> > T	iming Analysis					
	DA Netlist Writer					
Edit S						
	ram Device (Open Programmer)					
Progr	ram Device (Open Programmer)					
	>	< >				+ Add
AL O 🖄						
All 😫 🖄	A V < <filter>></filter>		Find 👩 Find Next			
Type ID						
	46 Worst-case minimum pulse 14 Report Metastability: Fo					
	02 Design is not fully cons					
	02 Design is not fully cons	trained for hold requirem	ents			
> 0		lyzer was successful. 0 en				
0 2930	00 Quartus Prime Full Compi	lation was successful. 0	errors, 11 warnings			

4.3.6.2 Open the SignalTap window and make sure, that the hardware, device and the SOF manager have not changed.

JTAG Chair	n Configuration: JTAG ready	×
Hardware:	Arrow-USB-Blaster [USB0]	Setup
Device:	@1: 10M08SA(. ES)/10M08SC 🔻	Scan Chain
>> SOF	Manager: 👗 빈 'output_files/ua	ırt_tx.sof

4.3.6.3 Click on key button to program the board. You do not need to browse again the configuration file, because after the reconfiguration it updates automatically.



When the configuration is complete, the message box in the middle should write "Ready to acquire".

🏸 Signal Tap Logic Analyzer - C:/M File Edit View Project Proc	cessing Tools			uart_tx.stp]*					- 5 Search altera.com	×
Instance Manager: 🌂 💫 🔳	Ready to acc	quire						×	JTAG Chain Configuration: JTAG ready	×
Instance	Status	Enabled	LEs: 529	Memory: 1408	Small: 0/0	Medium: 1/42	Large: 0/0		Hardware: Arrow-USB-Blaster [USB0]	
🔝 uart_interface	Not running	\square	529 cells	1408 bits	0 blocks	1 blocks	0 blocks			_
									Device: @1: 10M08SA(. ES)/10M08SC (Jain
									>> SOF Manager.	

4.3.7 Analyze the design

4.3.7.1 Click on 횐 button to run analysis. When you pressed it, the status of uart_interface instance should change to "Waiting for trigger".

This is the running mode of the analyzer, it runs until you stop it and refresh the waveform on every triggering.

nstance Manager. 📉 🔊 🔳	Acquisition in	progress						×
stance	Status	Enabled	LEs: 529	Memory: 1408	Small: 0/0	Medium: 1/42	Large: 0/0	
🕄 uart_interface	Waiting for trigger		529 cells	1408 bits	0 blocks	1 blocks	0 blocks	
G uart_interface	Waiting for trigger	\bowtie	529 cells	1408 bits	0 blocks	1 blocks	0 blocks	

4.3.7.2 Press the user button on MAX1000 board to generate a trigger signal for the analyzer. The trigger is the rising edge of the BTN, so the analyzing will start when you release the button.

Please note, because of the free running, you could have different data on the counter and accordingly, the UART signal may differ.

Туре	Alias	Name	-138.89us	9	138.89us	277.78us	416.67us	555.56us	694.44us	833.33us 9	72.22us
*		BTN									
*		ICTRL		;Л						ſ	
*		UART_TX									
6		E COUNTER:datagen q[70]	20000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	xxxxxxxxxxxxxxxxxxxx	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	XXXXXX

- 4.3.7.3 Zoom into the waveform and press the user button on MAX1000 board several times to see, how the autorun analysis work.
- 4.3.7.4 Click on button to stop the analysis.

CONGRATULATIONS! YOU HAVE SUCCESSFULLY COMPLETED THE SIGNALTAP LAB!

5 Revision History

Version	Change Log	Date of Change
V1.0	Initial Version	24/01/2019

6 Legal Disclaimer

ARROW ELECTRONICS

EVALUATION BOARD LICENSE AGREEMENT

By using this evaluation board or kit (together with all related software, firmware, components, and documentation provided by Arrow, "Evaluation Board"), You ("You") are agreeing to be bound by the terms and conditions of this Evaluation Board License Agreement ("Agreement"). Do not use the Evaluation Board until You have read and agreed to this Agreement. Your use of the Evaluation Board constitutes Your acceptance of this Agreement.

PURPOSE

The purpose of this evaluation board is solely intended for evaluation purposes. Any use of the Board beyond these purposes is on your own risk. Furthermore, according the applicable law, the offering Arrow entity explicitly does not warrant, guarantee or provide any remedies to you with regard to the board.

LICENSE

Arrow grants You a non-exclusive, limited right to use the enclosed Evaluation Board offering limited features only for Your evaluation and testing purposes in a research and development setting. Usage in a live environment is prohibited. The Evaluation Board shall not be, in any case, directly or indirectly assembled as a part in any production of Yours as it is solely developed to serve evaluation purposes and has no direct function and is not a finished product.

EVALUATION BOARD STATUS

The Evaluation Board offers limited features allowing You only to evaluate and test purposes. The Evaluation Board is not intended for consumer or household use. You are not authorized to use the Evaluation Board in any production system, and it may not be offered for sale or lease, or sold, leased or otherwise distributed for commercial purposes.

OWNERSHIP AND COPYRIGHT

Title to the Evaluation Board remains with Arrow and/or its licensors. This Agreement does not involve any transfer of intellectual property rights ("IPR) for evaluation board. You may not remove any copyright or other proprietary rights notices without prior written authorization from Arrow or it licensors.

RESTRICTIONS AND WARNINGS

Before You handle or use the Evaluation Board, You shall comply with all such warnings and other instructions and employ reasonable safety precautions in using the Evaluation Board. Failure to do so may result in death, personal injury, or property damage.

You shall not use the Evaluation Board in any safety critical or functional safety testing, including but not limited to testing of life supporting, military or nuclear applications. Arrow expressly disclaims any responsibility for such usage which shall be made at Your sole risk.

WARRANTY

Arrow warrants that it has the right to provide the evaluation board to you. This warranty is provided by Arrow in lieu of all other warranties, written or oral, statutory, express or implied, including any warranty as to merchantability, non-infringement, fitness for any particular purpose, or uninterrupted or error-free operation, all of which are expressly disclaimed. The evaluation board is provided "as is" without any other rights or warranties, directly or indirectly.

You warrant to Arrow that the evaluation board is used only by electronics experts who understand the dangers of handling and using such items, you assume all responsibility and liability for any improper or unsafe handling or use of the evaluation board by you, your employees, affiliates, contractors, and designees.

wow

LIMITATION OF LIABILITIES

In no event shall Arrow be liable to you, whether in contract, tort (including negligence), strict liability, or any other legal theory, for any direct, indirect, special, consequential, incidental, punitive, or exemplary damages with respect to any matters relating to this agreement. In no event shall arrow's liability arising out of this agreement in the aggregate exceed the amount paid by you under this agreement for the purchase of the evaluation board.

IDENTIFICATION

You shall, at Your expense, defend Arrow and its Affiliates and Licensors against a claim or action brought by a third party for infringement or misappropriation of any patent, copyright, trade secret or other intellectual property right of a third party to the extent resulting from (1) Your combination of the Evaluation Board with any other component, system, software, or firmware, (2) Your modification of the Evaluation Board, or (3) Your use of the Evaluation Board in a manner not permitted under this Agreement. You shall indemnify Arrow and its Affiliates and Licensors against and pay any resulting costs and damages finally awarded against Arrow and its Affiliates and Licensors or agreed to in any settlement, provided that You have sole control of the defense and settlement of the claim or action, and Arrow cooperates in the defense and furnishes all related evidence under its control at Your expense. Arrow will be entitled to participate in the defense of such claim or action and to employ counsel at its own expense.

RECYCLING

The Evaluation Board is not to be disposed as an urban waste. At the end of its life cycle, differentiated waste collection must be followed, as stated in the directive 2002/96/EC. In all the countries belonging to the European Union (EU Dir. 2002/96/EC) and those following differentiated recycling, the Evaluation Board is subject to differentiated recycling at the end of its life cycle, therefore: It is forbidden to dispose the Evaluation Board as an undifferentiated waste or with other domestic wastes. Consult the local authorities for more information on the proper disposal channels. An incorrect Evaluation Board disposal may cause damage to the environment and is punishable by the law.