


<u>MAX1000</u>

Embedded System Lab



Software and hardware requirements to complete all exercises Software Requirements: Quartus[®] Prime Lite or Standard Edition version 18.0 or 18.1 Hardware Requirements: ARROW MAX1000 Board

1. Introduction

This tutorial provides comprehensive information to help you understand how to create a software project for a Nios II processor system in an Intel FPGA and run the software project on your MAX1000 board. The Nios II processor core is a soft intellectual property (IP) processor that you download (along with other hardware components that comprise the Nios II system) onto an Intel FPGA. This tutorial introduces you to the basic software development flow for the Nios II processor.

- Lab Overview: This lab teaches you how to create an embedded system implemented in programmable logic. You will build a processor-based hardware system and run software on it. As the lab progresses, you will see how quick and easy it is to build entire systems using Quartus Platform Designer (formerly Qsys) tools to configure and integrate pre-verified IP blocks.
- Project Details:The lab will guide you through creating an embedded system using
Platform Designer. This system will be able to retrieve data from internal
ADC of MAX10 and the on-board accelerometer of the MAX1000.
Depending on the data received by the Nios II processor, the LEDs will react
to the Y-axis.
- Lab Notes: Many of the names that the lab asks you to choose for files, components, and other objects in this exercise must be spelled exactly as directed. This nomenclature is necessary because the pre-written software application includes variables that use the names of the hardware peripherals. Naming the components differently can cause the software application to fail. There are also other similar dependencies within the project that require you to enter the correct names.


2. Getting Started

The first objective is to ensure that you have all the necessary hardware items and software installed so that the lab can be completed successfully. Below is a list of items required to complete this lab:

- MAX1000 Board (10M08SAU169C8G)
- USB Cable
- Lab files: Embedded_System_lab_template: Template files are required to complete the lab. Includes: embedded_system_lab.vhd, embedded_system_lab.sdc, accelerometer.c, embedded_system_lab_pinout.csv
- Quartus Prime 18.0 Lite was used for this lab. Previous/newer versions should work (If no Quartus Prime is installed, refer to MAX1000 User Guide for instructions)
- Installed Arrow USB Drivers (If not, refer to MAX1000 User Guide for instructions)
- Personal computer or laptop running 64-bit Linux / Windows 7 or later with at least an Intel i3 core (or equivalent), 4GB RAM and 12 GB of free hard disk space
- A desire to learn!

3. Design Flow

Developing software for an embedded system on a programmable chip requires an understanding of the design flow between the Platform Designer (formerly Qsys) system integration tool and the Nios II Embedded Development Suite (EDS). Typically, designs begin with requirements and become inputs to system definitions. System definition is the first step in the design flow process. For this workshop, the design will be built and then the FPGA image will be downloaded into the board. The objective of the module is to review the development tools that will be used.



The above diagram shows the typical design flow for the system design. The system definition is done with Platform Designer. The Nios II IDE uses the system description to create a new project for the software application. The output of the FPGA design is a FPGA image that is used to configure the FPGA. The output of the software flow is an executable which runs on the Nios II processor.

4. Nios II Soft Core

The Nios II processor delivers unprecedented flexibility for your cost-sensitive, real-time, safetycritical, ASIC-optimized, and applications processing needs. The Nios II processor supports all Intel[®] FPGA and SoC families.

Two different versions are available:

- NIOS II / f : License Fee, designed for high performance
- NIOS II / e : Royalty Free, designed for fewest FPGA logic and memory resources

There is a variety configuration options to choose from depending on the application's needs. More information on the Nios II Processor can be found at: <u>https://www.intel.com/content/www/us/en/products/programmable/processor/nios-ii.html</u>

> тсм тсм INSTR I D-MEN Nios[•]II D\$ ۱\$ EXP CNTRL INT MMU MPU ONTRI Debug JTAG HW BP 1 & D TRCE DEBUG TRCE PORT

Nios II soft core can also support a variety of embedded operating systems, with more information found at:

https://www.intel.com/content/www/us/en/products/programmable/processor/niosii/ecosystem.html

5. Implementing Nios II soft core in MAX1000

In this module, you will create a Quartus Prime project for your embedded system design and create the software project to run on the Nios II processor.

We will be using Platform designer to add and interconnect different components. The following components will be included in our system:

- Clock source
- PLL
- Nios II Processor
- On-Chip memory
- SDRAM controller
- ADC for measuring internal temperature of MAX10
- SPI (3-Wire Serial for accelerometer interface)
- Parallel I/O for LED output

6. Project with MAX1000

6.1 Quartus Prime project

6.1.1 Create a new Quartus Prime project

- 6.1.1.1 If not already open, from the Start menu or the Desktop, open the Quartus Prime 18.0 Lite software.
- 6.1.1.2 Create a new project using the New Project Wizard: **File → New Project Wizard**.

🛇 New Project Wizard	×
Introduction	
The New Project Wizard helps you create a new project and preliminary project settings, including the following:	
Project name and directory Name of the top-level design entity Project files and libraries Target device family and device	
EDA tool settings	
You can change the settings for an existing project and specify additional project-wide settings with the Settings command (Assignments menu). You can use the various pages of the Settings dialog box to add functionality to the project.	
Don't show me this introduction again	
< Back Next > Finish Cancel Help	

6.1.1.3 Click Next.

6.1.1.4 Configure the New Project Wizard directory, name and top-level entity information:

- Enter a directory in which you will store your Quartus project files for this design, for example, C:/MAX1000/Embedded_System_lab
- Specify the name of the project: embedded_system_lab
- Specify the name of the top-level entity: embedded_system_lab




🕞 New Project Wizard	×
Directory, Name, Top-Level Entity	
What is the working directory for this project?	
C:/MAX1000/Embedded_System_lab	
What is the name of this project?	
embedded_system_lab	
What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.	(
embedded_system_lab	
Use Existing Project Settings	
< Back Next > Finish Cancel Help	2

6.1.1.5 Click Next.

6.1.1.6 On the Project Type page, select **"Empty project"** and click **Next**.

Project Type					
elect the type of project to create.					
Empty project					
Create new project by specifying project files an	d libraries, target d	levice family and	d device, and E	EDA tool settings.	
O Project template					
Create a project from an existing design templat software, or download design templates from th		from design ten	nplates install	ed with the Quar	tus Prime

- 4.1.1.1 On the Add Files page, add source files to the project by clicking on the button and browse into the lab files folder where you will locate the provided design files and add:
 - embedded_system_lab.vhd
 - embedded_system_lab.sdc



6.1.1.7 Click Next.

6.1.1.8 Specify Family and Device Settings. Use pull-down menus to select MAX10 family or enter the part number in the Name Filter text box. The part number is **10M08SAU169C8G**.

mily, Device &	a board Settin	igs.						
Device Board								
elect the family and o	·							
ou can install additio								
o determine the vers	ion of the Quartus P	Prime softw	are in which you	r target devic	e is supp	orted, refer	to the <u>Device Support List</u>	webpage.
Device family				Show in 'A	vailable o	devices' list		
Family: MAX 10 (DA	/DF/DC/SA/SC)		•	Package:		UFBGA		•
Device: All			•	Pin count: 169		-		
Target device				Core speed grade: 8			•	
Auto device selec	ted by the Fitter			Name filter: 10M08SAU169C8G				
Specific device set	lected in 'Available o	devices' list	t	Show a	dvanced	devices		
Other: n/a					arancea	devices		
vailable devices:								
Name	Core Voltage	LEs	Total I/Os	GPIOs	Men	no ry Bits	Embedded multiplier	9-bit elen
IOMO8SAU169C8G	3.3V	8064	130	130	38707	2	48	
IOMO8SAU169C8GE	5 3.3V	8064	130	130	38707	2	48	
<								>

6.1.1.9 Click **Finish**. MAX1000 Embedded System Lab

wow

6.2 Design entry

Overview: In this module you will use Platform Designer system integration tool to design your hardware system. You will add standard and custom components, make interface connections, assign clocks and generate HDL for the system.

6.2.1 Add components to Platform Designer

Platform Designer is a high-level system integration tool that allows you to quickly build a system using Intel IP block as well as custom components. The tool automatically creates interconnect logic between the components for easy design use.

Platform Designer is made up of several components and automatically generates high performance interconnect between them. It allows you to connect components on an interface level, rather by signal by signal level. The tool understands the different types of interfaces and will only allow connections between interfaces of same type (i.e. a data master connects to a data slave, clock source to clock sink, etc.).

- 6.2.1.1 Open Platform Designer from the **Tools** → **Platform Designer** or clicking on [▲] button on the toolbar.
- 6.2.1.2 In the new window, you should see a single clock source component, named clk_0 in the System Components tab. This tab shows all the components currently in your system.

📂 IP Catalog 💠 🗕 🗂	🗖 📜 System (Contents 💠 Address Map	Interconnect Requirements 83							- 5
a 🛛 🗶 🖉		System: unsaved								
Project March Component UBarry 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 000 0000 000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 00000 0000 00000 0000 00000 0000 00000 0000 00000		Com Name B dk_0 C- dk_n C- dk_n_reset dk_reset	Description Clock Source Clock Typut Reset Typut Oxide Oxigut Reset Oxigut Reset Oxigut	Eppt clk reset Double-click to export Double-click to export	Clock exported ck_0	Base	End	IRQ Teps	Opusde Name	
Non 60										
9-∎-dk										
n = 4. 19 met		👻 🗑 Current filter:								
9 ➡ dk 9 ➡ reset	Kessage	es 🕾								
0-∎- dk 0-∎- reset										
■ ck ■ reset	Kessage	es 🕾								
■ dk ■ reset	Kessage	es 🕾								
0-∎- dk 0-∎- reset	Kessage	es 🕾								-


6.2.1.3 Double click on clk_0.

6.2.1.5 Set the Clock frequency to **12 MHz** (12000000 Hz).

Ensure that 'Clock frequency is known' parameter is enabled.

🎦 Parameters 🛛			- d* 🗆
System: unsaved Path: d	k_0		
Clock Source			Details
Parameters			
Clock frequency:	12000000	Hz	
Clock frequency is kno			
Reset synchronous edges	None 🗸		


- 6.2.1.6 Click on **X** on the parameter tab to close the parameter window.
- 6.2.1.7 Right click on the clk_0 and select **Rename**. Rename the clock source to **clk12mhz** and press Enter.
- 6.2.1.8 From the IP Catalog panel on the left side, expand the menus for the **Basic Functions** → **Clocks; PLLs and Resets** → **PLL** and double click on **ALTPLL Intel FPGA IP**.



6.2.1.9 Under General/Modes tab (page 1 of 11) of PLL MegaWizard change the frequency of clock input to **12 MHz.** This source is provided by the internal oscillator in the MAX10 FPGA.

× MegaWizard Plug-In Manager [page 1 of 11]	? ×
altpll	
1 Parameter 2 PLL 3 Output 4 E Settings Reconfiguration Clocks	DA
General/Modes Inputs/Lock Bandwidth/SS	5 > Clock switchover >
	Currently selected device family: MAX 10
ALTPLL1547329549807557	Match project/default
incik0 incik0 frequency: 12.000 MHz C0 Operation Mode: Normal Chi Ratio Ph (dg DC (%) c0 1/1 0.00 50.00 MAX 10	Able to implement the requested PLL General Which device speed grade will you be using? Use military temperature range devices only What is the frequency of the inclk0 input? Set up PLL in LVDS mode Data rate: Not Available Mbps PLL Type Which PLL type will you be using? Fast PLL Operation Mode How will the PLL outputs be generated?
	In normal mode In normal mode In source-synchronous compensation Mode In seo delay buffer mode Connect the fbmimic port (bidirectional) With no compensation Create an 'fbin' input for an external feedback (External Feedback Mode) Which output clock will be compensated for? Cancel < Back Next > Enish

- 6.2.1.10 Click Next.
- 6.2.1.11 In Input/Lock tab (page 2 of 11) make sure that areset and locked output option are checked.



MAX1000 Embedded System Lab

- 6.2.1.12 Click Next until you reach the Output Clocks tab (page 6 of 11).
- 6.2.1.13 Under the clk c0 tab (page 6 of 11) select "Enter output clock frequency" and enter **80** MHz.

× MegaWizard Plug-In Manager [page 6 of 11]		?	×
altpll			
1 Parameter 2 PLL Settings Reconfiguration]EDA		
$\overline{ m clkc0} ightarrow m clkc1 ightarrow m clkc2 ightarrow m clkc3 ightarrow ho$	ck c4 >		
ALTPLL1547647903161590	C0 - Core/External Output Able to implement the requested PLL Use this clock Clock Tap Settings Clock frequency:	Requested Settings Actual Sett 80.0000000 MHz V 80.0000	-
Citik Ratio Ph (50 DC (%)	Cher output clock negative, Cher output clock parameters: Clock multiplication factor Clock division factor Clock phase shift	1 + 20 1 + 0.00 + 0.00	
	Clock duty cycle (%)	50.00 🕏	
	Note: The displayed internal settings of the PLL is recommended for use by advanced users only	Description Val Primary clock VCO frequency (MHz) 48 Modulus for M counter 40 >	
		Per Clock Feasibility Indicators C0 c1 c2 c3 c4 Cancel < Back Next >	Finish

6.2.1.14 Click Next.

6.2.1.15 Under the clk c1 tab (page 7 of 11) select **Use this clock** and enter **2 MHz** for the output clock frequency.

	🌂 MegaWizard Plug-In Manager [page 7 of 1	1]	?	×
	Parameter PLL Settings Clocks ck c0 ck c1 ck c2 ck c3			
	indk0 frequency: 12.000 MHz	Clock multiplication factor Clock division factor	Clock Requested Settings 2.0000000 MHz 2.000000 1 2.000000 1 1 0 0.00 0 0 0 0 0 0 0 0 0 0 0	
		Note: The displayed internal settings of the PLL is recommended for use by advanced users only	Description Va ^ Primary clock VCO frequency (MHz) 48 Modulus for M counter 40 v < >	
			Per Clock Feasibility Indicators c0 c1 c2 c3 c4	
			Cancel < Back Next > Finis	sh
MAX1000		Page 13		www.arrow.cor
Embedded Sys	stem Lab			January 201

6.2.1.16 Click Next.

6.2.1.17 Under the clk c2 tab (page 8 of 11) select **Use this clock** and enter **80 MHz** for the output clock frequency. Set the Clock phase shift to **-90 deg**.

べ MegaWizard Plug-In Manager [page 8 of 11]		?	Х
altpll			
I Parameter I PLL I Output Settings Reconfiguration I Output			
dk.c0 dk.c2 dk.c3 dk.c3	54 >		
ALTPLL1547918990247872	c2 - Core/External Output Clo Able to implement the requested PLL	ck	
inclk0 c0	☐ Use this dock Clock Tap Settings		
areset Operation Mode: Normal C1		Requested Settings Actual Settings	
Clk Ratio Ph (dg) DC (%) locked	Enter output dock frequency:	80.0000000 MHz - 80.000000	
c0 20/3 0.00 50.00 c1 1/6 0.00 50.00	 Enter output clock parameters: Clock multiplication factor 	1 20	
c2 20/3 -90.00 50.00	Clock division factor	1 + << Copy 3	
MAX 10	Clock phase shift	-90.00 🖨 deg 🔻 -90.00	
	Clock duty cycle (%)	50.00 文	
		Description Val. ^ Primary clock VCO frequency (MHz) 48.	
	Note: The displayed internal settings of the PLL is recommended for use by advanced	Modulus for M counter 40	
	users only	<pre> * * * * * * * * * * * * * * * * * * *</pre>	
		Per Clock Feasibility Indicators	
		c0 c1 c2 c3 c4	
-		Cancel < Back Next > Fini	sh

- 6.2.1.18 Click **Finish**. This will take you to the EDA tab (page 11 of 11). Click **Finish** again to close ALTPLL MegaWizard Manager.
- 6.2.1.19 A component entitled altpll_0 should appear under Module Name. Rename this component to **pll**.

🕱 🔺 🌉 System: nios_subsystem										
Jse	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
	0-0-0-D-	☐ clk12mhz clk_in	Clock Source Clock Input	dk	exported					
	D-		Reset Input	reset						
		ck	Clock Output	Double-click to export	clk12mhz					
		clk_reset	Reset Output	Double-click to export						
\square		🖯 pli	ALTPLL Intel FPGA IP							
	$\circ \rightarrow \circ \circ \rightarrow$	inclk_interface	Clock Input	Double-click to export	unconnecte	a				
	6	inclk_interface_reset	Reset Input	Double-click to export	[inck_interf					
		pll_slave	Avalon Memory Mapped Slave	Double-click to export	[inclk_interf	m ²				
		c0	Clock Output	Double-click to export	pll_c0					
		c1	Clock Output	Double-click to export	pll_c1					
		c2	Clock Output	Double-click to export	pll_c2					
	9-	areset_conduit	Conduit	Double-click to export						
	ò	locked_conduit	Conduit	Double-click to export						

6.2.1.20 In the search bar of the IP Catalog, type "nios processor", and double click on Nios II Processor.

TP Catalog 🛛	- ⊏⁺ ⊏
🔍 nios processor	×
Project └wew Component Library Processors and Peripherals Discrete Discrete	
New Edit	Add

6.2.1.21 In the Main tab, ensure that the **Nios II /e** option is selected, and press **Finish**.

Nios II Processor - nios2_gen2_0				×
Nios II Processor altera_nios2_gen2				Documentation
Biock Diagram Show signals risS2_gen2_0 ctk tick avaia instruction_max debug_neet_requ debug_neet_requ debug_neet_requ avaia instruction_max avaia avaia instruction_max avaia avaia instruction_max avaia avaia	Select an Nos II Core	Implementation	NIOS II/f Performance-optimized 32-bit RISC Performance-optimized 32-bit RISC Tatha Debug Hardware Hultiply/Divide Instruction/Data Hasters ECC AAH Protection Stadow Register Sets HHU HHU 2 + Options	vanced Features
				Cancel Finish

6.2.1.22 Rename nios2_gen2_0 to nios.

6.2.1.23 In the search bar of the IP Catalog, type "onchip", and add **On-Chip Memory (RAM or ROM) Intel FPGA IP**.

💾 IP Catalog 🛛 🖇	- d 🗆
🔍 onchip	×
Project Wew Component Library Basic Functions On Chip Memory On-Chip Flash Intel FPGA IP On-Chip Memory (RAM or ROM) Intel FPGA IP On-Chip Memory (RAM or ROM) Intel FPGA IP	
New Edit	+ Add

6.2.1.24 Change the Total memory size to **16384 bytes**.

👃 On-Chip Memory (RAM or	ROM) Intel FPGA IP - onchip_memory	y2_0	×
On-Chip Memo altera_avalon_onchip_m	ry (RAM or ROM) Intel FPC	GA IP	Documentation
Block Diagram	1		
	 Memory type 		
Show signals	Type:	RAM (Writable) 🗸	
	Dual-port access		
onchip_memory2_0			
	Single clock operation		
clk1 clock	Read During Write Mode:	DONT_CARE V	
s1 avalon	Block type:	AUTO V	
reset1		A010 V	
reset			
altera_avalon_onchip_memory2	la Clas		
	▼ Size		
	Enable different width for Dual-po	ort access	
	Slave S1 Data width:	32 🗸	
	Total memory size:	16384 bytes	
	Minimize memory block usage (ma	y impact fmax)	
	* Read latency		
	Slave s1 Latency:	1 ~	
	Slave s2 Latency:		
	Slave s2 Latency:	1 ~	
	ROM/RAM Memory Protection		
	Reset Request:	Enabled 🗸	
	ECC Parameter		
	Extend the data width to support ECC	C bits: Disabled ~	
	 Memory initialization 		
	Initialize memory content		
	Enable non-default initialization fil	le	~
	11		
			Cancel Finish

- 6.2.1.25 Accept the defaults for the remaining fields and press **Finish**.
- 6.2.1.26 Rename onchip_memory2_0 to **onchip**.

6.2.1.27 In the search bar of the IP Catalog, type "jtag", and add JTAG UART Intel FPGA IP.


TP Catalog 🛛	
🔍 jtag	×
Project New Component Library Basic Functions Bridges and Adaptors Bridges and Adaptors Bridges and Adaptors Bridge JTAG to Avalon Master Bridge Simulation; Debug and Verification Bridge and Performance Bridge Altera Virtual JTAG Interface Protocols Serial Bridge United Intel FPGA IP	
New Edit	🕂 Add

6.2.1.28 Accept all defaults and press Finish.

JTAG UART Intel FPGA IP - jtag_uart_0	×
	Documentation
Flock Diagram Show signals []	Write FIFO (Data from Avalon to JTAG) Buffer depth (bytes): 64
Warning: jtag_uart_0: JTAG UART IP input dock need to be at least o	Jouble (2x) the operating frequency of JTAG TCK on board
I	Cancel Finish

6.2.1.29 Rename jtag_uart_0 to jtag_uart.

6.2.1.30 In the search bar of the IP Catalog, type "sysid", and add **System ID Peripheral Intel FPGA** IP.




6.2.1.31 Edit the 32 bit System ID to any acceptable value you like, or just accept the default ID and press **Finish**.

💑 System ID Peripheral Intel FPGA IP - sysid_qsys_0		
System ID Peripheral Intel F altera_avalon_sysid_qsys	PGA IP	Documentation
👻 Block Diagram	Parameters	
Show signals	32 bit System ID: 0x00c0ffee	
sysid_qsys_0	T Description	
cik reset control_slave avaion altera_avaion_sysid_qsys	Please use hexadecimal numbers only in System ID.	
 Info: sysid_qsys_0: System ID is not assigned automa 	ically. Edit the System ID parameter to provide a unique ID	
 Info: sysid_qsys_0: System ID is not assigned automa Info: sysid_qsys_0: Time stamp will be automatically u 		
		Cancel Finish

6.2.1.32 Rename sysid_qsys_0 to sysid.

- 6.2.1.33 In the search bar of the IP Catalog, type "sdram" and add **SDRAM Controller Intel FPGA** IP.
 - **Note:** This lab was done by Quartus Prime Lite Edition version 18.0. However, SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future. If you are using a newer Quartus Prime Lite version and this IP is not available, then skip the following steps and continue with 6.2.1.36.



6.2.1.34 Under the Memory Profile tab set **16 bits** and accept the defaults for the remaining fields and click on the **Timing tab**.

SDRAM Controller Intel FPGA IP - new_sdr SDRAM Controller Inte altera_avalon_new_sdram_controller Block Diagram Show signals new_sdram_controller_0 clk clock reset s1 avalon wire conduit ra_avalon_new_sdram_controller	I FPGA IP			
Info: new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. Cancel Finish				

WUW

6.2.1.35 On the Timing tab, set the following parameters:


- Delay after powerup, before initialization: 200 μs
- Duration of refresh command: 60 ns
- Duration of precharge command: 15 ns
- ACTIVE to READ or WRITE delay: 15 ns
- Access time: 5 ns
- Write recovery time: 12 ns

SDRAM Controller Intel FPGA IP - new_sdram_controller_0			
SDRAM Controller Intel altera_avalon_new_sdram_controller	FPGA IP		ocumentation
	Memory Profile Timing CAS latency cycles:: Initialization refresh cycles: Issue one refresh command every: Delay after powerup, before initialization: Duration of refresh command (t_rfc): Duration of precharge command (t_rp): ACTIVE to READ or WRITE delay (t_rcd): Access time (t_ac): Write recovery time (t_wr, no auto precharge):		us us ns ns ns ns e future release.
		Cance	el Finish

6.2.1.36 Click Finish.

6.2.1.37 Rename new_sdram_controller_0 to sdram.

6.2.1.38 In the search bar of the IP Catalog, type "adc", and add Modular ADC core Intel FPGA IP.



MAX1000 Embedded System Lab www.arrow.com January 2019

- 6.2.1.39 Verify that the core variant is **Standard sequencer with Avalon-MM sample storage,** and set the followings from the drop-down menu:
 - ADC Sample Rate: 50kHz
 - ADC Input Clock: 2 MHz
 - Reference Voltage Source: Internal
 - Internal Reference Voltage: 3.3 V

Under the Channels tab click on **TSD** and select **Use on-chip TSD**.

💑 Modular ADC core Intel FPGA IP - modula	r_adc_0		×
Modular ADC core Intel Fl altera_modular_adc	PGA IP		Documentation
🔻 Block Diagram	General		
Show signals	Core Configuration		
	Core Variant:	Standard sequencer with Avalon-MM sample storage	×
modular_adc_0	Debug Path:	Disabled 🗸	
clock clock interrupt sam	* Clocks		
reset_sink reset	ADC Sample Rate:	50 Khz 🗸	
adc_pll_clock	ADC Input Clock:	2 Mhz v	
adc_pll_locked conduit	▼ Reference Voltage		
sequencer_csr avalon	Reference Voltage Source:	Internal 🗸	
sample_store_csr avalon	Internal Reference Voltage:	3.3 V V	
altera	Logic Simulation		
	Enable user created expected out	put file: Disabled	
Disalitie of the order of the Disalities of the			
Channels Sequencer			
CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 TSD			
* On-chip Temperature Sensing Diode			
Use on-chip TSD			
< >>			
S Error: modular_adc_0: Sequencer Slot 1 is pointing to Channel which is not available in current selected device part. Please re-configure Sequencer Slot 1.			
Warning: modular_adc_0: Error converting csd slot value 30 to string output code.			
			Cancel Finish


6.2.1.40 Click on the Sequencer tab and under the Conversion Sequence Channels set **TSD** for Slot1.

Channels Sequencer	
Conversion Sequ	
Number of slot used	
Conversion Sequ	ience Channels
Slot 1 :	TSD 🗸

6.2.1.41 Click Finish.

MAX1000
Embedded System Lab
WUW

- 6.2.1.42 Rename modular_adc_0 to **adc**.
- 6.2.1.43 In the search bar of the IP Catalog, type "spi", and add SPI (3 Wire Serial) Intel FPGA IP under Interface Protocols → Serial.



6.2.1.44 Change the SPI Clock (SCLK) rate to **1 MHz** or type '1m' and the field will update.

💑 SPI (3 Wire Serial) Intel FPGA IP - spi_0			×
SPI (3 Wire Serial) Intel FPGA IP			Documentation
🕆 Block Diagram			
Show signals	Master/Slave		
	Number of select (SS_n) signals (one for each slave):	Master 🗸	
spi O			
	SPI dock (SCLK) rate:	1000000	Hz
clk clock interrupt irg	Actual clock rate:	0.0	Hz
reset	Specify delay		
spi_control_port_avalon	Target delay:	0.0	ns
external	Actual delay:	0.0	ns
	- Data walita		
altera_avalon_spi	Data register Width:	8 v bits	
	Shift direction:		
	Shine direction.	MSB first \checkmark	
	▼ Timing		
	Clock polarity:	0 🗸	
	Clock phase:	0 ~	
	Synchronizer Stages		
	Insert Synchronizers		
	Depth:		
< >	Deput.	2 🗸	
< >	I		
			Cancel Finish

- 6.2.1.45 Accept the defaults for the remaining fields and click Finish.
- 6.2.1.46 Rename spi_0 to **spi**.

6.2.1.47 In the search bar of the IP Catalog, type "pio", and add PIO (Parallel I/O) Intel FPGA IP.

F IP Catalog 🛛	- d` 🗆
🔍 pio	×
Project	
Library	
-Processors and Peripherals	
Peripherals	
PIO (Parallel I/O) Intel FPGA IP	
New	Add

6.2.1.48 Verify that the width is **8 bits** and the direction is **output**.

A PIO (Parallel I/O) Intel FPGA IP - pio_1	Х
PIO (Parallel I/O) Intel FPGA IP	Documentation
Show signals Show signals cik cik clock reset silera_avalon_pic	Width (1-32 bits): Bidf Direction: Bidf Input InDut © Output Output Output Port Reset Value: 0x000000000000 * Output Register Enable individual bit setting/dearing * Edge capture register Syndhronously capture Edge Type: RISING • Enable bit-dearing for edge capture register * Interrupt • Generate IRQ IRQ Type: Edge: Interrupt CPU when any unmasked I/O pin is logic true Edge: Interrupt CPU when any unmasked bit in the edge-capture register is logic true. Available when synchronous capture is enabled * Test bench wiring Hardwire PIO Inputs in test bench Drive inputs to field.: 0x00000000000000000000000000000000000
	Cancel Finish

6.2.1.49 Accept the defaults for the remaining fields and click Finish.

6.2.1.50 Rename pio_0 to leds.

MAX1000
Embedded System Lab
WDW

wow


There are multiple errors and warning in the bottom console indication that various ports are not connected, and the memory addresses are not correct. Ignore these for now, as we will address these connections and setups in the following steps.

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ	Tags	Opcode Name
		Clk12mhz	Clock Source							
		dk_in	Clock Input	clk	exported					
	· · · · ·	dk_in_reset	Reset Input	reset						
		dk	Clock Output	Double-click to export	clk12mhz					
		dk_reset	Reset Output	Double-click to export						
M		🗆 pll	ALTPLL Intel FPGA IP							
		inck_interface	Clock Input	Double-click to export	unconnected					
		inck_interface_reset	Reset Input	Double-click to export						
	0-0	pll_slave	Avalon Memory Mapped Slave	Double-click to export		with the second s				
		c0	Clock Output	Double-click to export	pll c0	12				
		c1	Clock Output	Double-click to export	pll c1					
		c2	Clock Output	Double-click to export	pl_c2					
	Q	areset_conduit	Conduit	Double-click to export						
	· · · · ·	locked_conduit	Conduit	Double-click to export	22					
		E C nios2	Nos II Processor							
-		dk	Clock Input	Double-click to export	unconnected					
		reset	Reset Input	Double-click to export						
		data master	Avalon Memory Mapped Master	Double-click to export						
		instruction_master	Avalon Memory Mapped Master	Double-click to export						
		ing	Interrupt Receiver	Double-click to export			IRQ 0	IRQ 31		
		debug_reset_request	Reset Output	Double-click to export						
		debug_mem_slave	Avalon Memory Mapped Slave	Double-click to export		10				
		custom_instruction_m		Double-click to export						
		onchip	On-Chip Memory (RAM or ROM) Intel							
		dk1	Clock Input	Double-click to export	unconnected					
	0-0	\$1	Avalon Memory Mapped Slave	Double-click to export		1.2				
		reset1	Reset Input	Double-click to export		P				
		🖻 itag uart	JTAG UART Intel FPGA IP							
		dk	Clock Input	Double-click to export	unconnected					
		reset	Reset Input	Double-click to export		1				
		avalon_jtag_slave	Avalon Memory Mapped Slave	Double-click to export		10 C				
		ira	Interrupt Sender	Double-click to export				-		
		🗉 sysid	System ID Peripheral Intel FPGA IP							
-		ck	Clock Input	Double-click to export	unconnected					
	0	reset	Reset Input	Double-click to export						
	· · · · · · · · · · · · · · · · · · ·	control_slave	Avalon Memory Mapped Slave	Double-click to export		af.				
		🖃 sdram	SDRAM Controller Intel FPGA IP							
-		dk	Clock Input	Double-click to export	unconnected					
		reset	Reset Input	Double-click to export						
		\$1	Avalon Memory Mapped Slave	Double-click to export		10				
		wire	Conduit	Double-click to export						
		⊡ 0 adc	Modular ADC core Intel FPGA IP							
-		dock	Clock Input	Double-click to export	unconnected					
		reset_sink	Reset Input	Double-click to export						
		adc_pll_clock	Clock Input	Double-click to export						
		adc_pll_locked	Conduit	Double-click to export						
		sequencer_csr	Avalon Memory Mapped Slave	Double-click to export	[dock]	<i>a</i> 2				
		sample_store_csr	Avalon Memory Mapped Slave	Double-click to export						
		sample_store_irg	Interrupt Sender	Double-click to export						
		E spi	SPI (3 Wire Serial) Intel FPGA IP							
		dk	Clock Input	Double-click to export	unconnected	1				
		reset	Reset Input	Double-click to export						
		spi control port	Avalon Memory Mapped Slave	Double-click to export		10				
		ing	Interrupt Sender	Double-click to export						
		external	Conduit	Double-click to export						
		⊟ leds	PIO (Parallel I/O) Intel FPGA IP	and a second sec						
2		dk	Clock Input	Double-click to export	unconnected					
		reset	Reset Input	Double-click to export		1				
		s1	Avalon Memory Mapped Slave	Double-click to export		10				
		external_connection	Conduit	Double-click to export	Lond					
L		and the contraction		and the capture	1	1		1	1	

At this point, there are 10 components in the system and should look as follows:

6.2.1.52 Save your design **File** \rightarrow **Save** and enter the following information.

- File name: nios_subsystem
- Files of type: Platform Designer System Files (*.qsys)



6.2.1.53 Click Save.

6.2.1.54 When the Save System Completed, then click **Close**.


💑 Save System Completed	×
Al 😫 🔺 🕕	
Info: D:/intel/quartus/ip/**/* matched 0 files in 0,00 seconds	^
Info: Reading index D:\intel\quartus\18.0lite\quartus\sopc_builder\builtin.ipx	
Info: D:\intel\quartus\18.0lite\quartus\sopc_builder\builtin.ipx described 83 plugins,	
Info: D:/intel/quartus/18.0lite/quartus/sopc_builder/**/* matched 8 files in 0,01 sec	
Info: Reading index D:\intel\quartus\18.0lite\quartus\common\librarian\factories\	
Info: D:\intel\quartus\18.0lite\quartus\common\librarian\factories\index.ipx des	
Info: D:/intel/quartus/18.0lite/quartus/common/librarian/factories/**/* matched	
Info: D:/intel/quartus/18.0lite/quartus/sopc_builder/bin/\$IP_IPX_PATH matched 1	
Info: D:\intel\quartus\18.0lite\quartus\sopc_builder\bin\root_components.ipx de	
Info: D:/intel/quartus/18.0lite/quartus/sopc_builder/bin/root_components.ipx maintain	v
< >>	
Save System: completed successfully.	
Close	

6.2.2 Connections

Overview: In the Connections column, hover over the connections and you will then be able to fill in dots to make the connections by clicking them.

6.2.2.1 Create the following connection: clk12mhz | clk \leftrightarrow pll | inclk_interface


The connection should look as follow:



6.2.2.2 As in the previous step, make the following connections for the clock signal:

Component A		Component B
pll c0	\leftrightarrow	nios clk
pll c0	\leftrightarrow	onchip clk1
pll c0	\leftrightarrow	jtag_uart clk
pll c0	\leftrightarrow	sysid clk
pll c0	\leftrightarrow	sdram clk
pll c0	\leftrightarrow	adc clk
pll c0	\leftrightarrow	spi clk
pll c0	\leftrightarrow	leds clk
pll c1	\leftrightarrow	adc adc_pll_clock


The connections should look as the follows:



6.2.2.3 Make the following connections for the data and instruction bus:

Component A		Component B
nios data_master	\leftrightarrow	pll pll_slave
nios instruction_master	\leftrightarrow	onchip s1
nios data_master	\leftrightarrow	onchip s1
nios data_master	\leftrightarrow	jtag_uart avalon_jtag_slave
nios data_master	\leftrightarrow	sysid control_slave
nios data_master	\leftrightarrow	sdram s1
nios data_master	\leftrightarrow	adc sequencer_csr
nios data_master	\leftrightarrow	adc sample_store_csr
nios data_master	\leftrightarrow	spi spi_control_port
nios data_master	\leftrightarrow	leds s1

The connections should look as the follows:



6.2.2.4 Create the following connections for interrupt request:


Component A	١	Component B
nios irq	\leftrightarrow	jtag_uart irq
nios irq	\leftrightarrow	adc sample_store_irq
nios irq	\leftrightarrow	spi irq

6.2.2.5 Make the following connection:

pll | locked_conduit \leftrightarrow adc | adc_pll_locked

- 6.2.2.6 Double click on the Export field next to the c2 of pll and name it dram_clk.
- 6.2.2.7 Double click on the Export field next to the areset_conduit of pll and name it **pll_areset**.
- 6.2.2.8 Double click on the Export field next to the wire of sdram and name it sdram.
- 6.2.2.9 Double click on the Export field next to the external of spi and name it **spi**.

- 6.2.2.10 Double click on the Export field next to the external_connection of leds and name it **leds**.
- 6.2.2.11 Automatically create global reset by selecting **System** → **Create Global Reset Network** from the menu.
- 6.2.2.12 Automatically assign base addresses for the peripherals by selecting System \rightarrow Assign Base Addresses from the menu.
- 6.2.2.13 Verify that your system is the same as below:



6.2.2.14 Until these settings are applied, only 2 errors should be in the Messages window, because the reset and exception vector are not set. To set these vectors, double click on the Nios II component **nios**. The Nios II Processor parameter editor will reopen.

6.2.2.15 Click on Vectors tab and set Reset Vector and Exception Vector to **onchip.s1**.

Narameters 🛛	
System: nios_subsystem Path: nios	
Nios II Processor altera_nios2_gen2	Details
	faces Arithmetic Instructions MMU and MPU Settings JTAG Debug Advanced Features
Reset Vector	
Reset vector memory:	onchip.s1 v
Reset vector offset:	0x0000000
Reset vector:	0x00004000
* Exception Vector	
Exception vector memory:	onchip.s1 v
Exception vector offset:	0x0000020
Exception vector:	0x00004020
Fast TLB Miss Exception Vector	
Fast TLB Miss Exception vector memory:	None
Fast TLB Miss Exception vector offset:	0x0000000
Fast TLB Miss Exception vector:	0x0000000

6.2.2.16 Review message window for remains errors.

At this point should be no remaining errors in the message window. If there are, please refer again to the previous steps to resolve them.

6.2.2.17 Save your design.

6.2.3 Generate the Platform Designer System


6.2.3.1 Select **Generate → Generate HDL...** from the menu or alternately click **Generate HDL...** button on the bottom right of the Platform Designer window.

- 6.2.3.2 On the Generation window, enter the following information.
 - Create HDL design files for synthesis: VHDL
 - Uncheck Create timing and resource estimates for third-party EDA synthesis tools.
 - Uncheck Create block symbol file (.bsf)
 - Create simulation model: None

Synthesis Synthesis files are used to compile the system in a Quartus project. Create HDL design files for synthesis: VHDL
Create HDL design files for synthesis: VHDL 🗸
Create timing and resource estimates for third-party EDA synthesis tools.
Create block symbol file (.bsf)
Simulation
The simulation model contains generated HDL files for the simulator, and may include simulation-only features.
Simulation scripts for this component will be generated in a vendor-specific sub-directory in the specified output directory.
Follow the guidance in the generated simulation scripts about how to structure your design's simulation scripts and how to use the ip-setup-simulation and ip-make-simscript command-line utilities to compile all of the files needed for simulating all of the IP in your design.
Create simulation model: None 🗸
V Output Directory
Path: C:/MAX1000/Embedded_System_lab/nios_subsystem
Generate Cancel

6.2.3.3 Click Generate.

6.2.3.4 When the generate process completed, click **Close**.



6.2.3.5 In the Platform Designer window, select Generate → Show Instantiation Template...

6.2.3.6 Select **VHDL** as the HDL Language. The following template will be shown which can be easily copied into your project, saving you valuable time.


Instantiatio	n Template						
can copy the	e example HDL below to de	clare an inst	tance of nios_subsystem.				
Language:	VHDL 🗸						
nple HDL							
compone	nt nics_subsystem	is					
por	t (
	clk_clk	: in	std_logic		= 'X';	clk	
	leds_export	: out	std_logic_vector(7 downto			exp	ort
	pll_areset_export		std_logic		:= 'X';	exp	
		: in	std_logic		:= 'X';	res	
	_	: out	<pre>std_logic_vector(ll downt</pre>			add	ir
		: out	std_logic_vector(1 downto	0);		ba	
		: out	std_logic;			cas	
		: out	std_logic;			cke	
14		: out	std_logic;			cs_	n
			std_logic_vector(15 downt		:= (others => 'X');		
	sdram_dqm	: out	std_logic_vector(1 downto	0);		dqn	1
		: out	std_logic;			ras	
		: out	std_logic;			we_	
	spi_MISO	: in	std_logic	1	:= 'X';	MIS	
		: out	std_logic;			MOS	-
	spi SCLK	: out	std logic;			SCI	K
);	spi_SS_n dram_clk_clk	: out : out	std_logic; std_logic			SS_ clk	
end com	spi_SS_n dram_clk_clk ponent nios_subsys	: out : out tem;	std_logic;				
end com	spi_SS_n dram_clk_clk ponent nics_subsys mponent nics_subsys	: out : out tem;	std_logic;				
end com	spi_SS_n dram_clk_clk ponent nios_subsys mponent nios_subsy t map (: out : out tem; stem	std_logic; std_logic				
end com	spi_SS_n dram_clk_clk ponent nios_subsys mponent nios_subsy t map (clk_clk	: out : out tem; stem => CONN	<pre>std_logic; std_logic</pre>		clk.clk		
end com	spi_SS_n dram_clk_clk ponent nios_subsys mponent nios_subsys t map (clk_clk leds_export	: out : out tem; stem => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export,		leds.export		
end com	<pre>spi_SS_n dram_clk_clk ponent nios_subsys mponent nios_subsy t map (clk_clk leds_export pll_areset_export</pre>	: out : out tem; stem => CONN => CONN => CONN	std_logic; std_logic ECTED_TO_clk_clk, ECTED_TO_leds_export, ECTED_TO_lareset_export		leds.export pll_areset.export		
end com	<pre>spl_SS_n dram_clk_clk ponent nios_subsys t map (clk_clk leds_export pll_areset_export reset_reset_n</pre>	: out : out tem; stem => CONN => CONN => CONN => CONN	<pre>std_logic; std_logic</pre>		leds.export pll_areset.export reset.reset_n		
end com	spi_SS_n dram_clk_clk ponent nios_subsys mponent nios_subsys t map (clk_clk leds_export pll_areset_export reset_reset_n sdram_addr	: out : out tem; stem => CONN => CONN => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_pll_areset_export ECTED_T0_teset_reset_n, ECTED_T0_oteset_maddr,		leds.export pll_areset.export reset.reset_n sdram.addr		
end com	<pre>spl_SS_n dram_clk_clk ponent nios_subsys moment nios_subsys t map (clk_clk leds_export pll_areset_export reset_reset_n sdram_ba</pre>	: out : out tem; => CONN => CONN => CONN => CONN => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_sets_reset_reset, ECTED_T0_sets_reset_reset, ECTED_T0_setsm_ba,		leds.export oll_areset.export reset.reset_n sdram.addr .ba		
end com	spi_SS_n dram_clk_clk ponent nics_subsys mponent nics_subsys t map (clk_clk leds_export pll_areset_export pll_areset_export sdram_ba sdram_cas_n	: out : out tem; => CONN => CONN => CONN => CONN => CONN => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_llareset_export ECTED_T0_reset_reset_n, ECTED_T0_stram_ba, ECTED_T0_stram_csa_n,		leds.export pll_areset.export reset.reset_n sdram.addr .ba .cas_n		
end com	<pre>spl_Ss_n dram_clk_clk ponent nios_subsys mponent nios_subsy t map (clk_clk leds_export pll_areset_export pll_areset_modt sdram_ddr sdram_ddr sdram_cas_n sdram_cke</pre>	: out : out tem; => CONN => CONN => CONN => CONN => CONN => CONN => CONN	std_logic; std_logic ECTED_TO_clk_clk, ECTED_TO_leds_export, ECTED_TO_stam_bdr, ECTED_TO_stam_bdr, ECTED_TO_stam_ba, ECTED_TO_stam_cke,		leds.export pll_areset.export reset.reset_n sdram.addr .ba .cas_n .cke		
end com	sp_SS_n dram_clk_clk ponent nics_subsys mponent nics_subsys t map (clk_clk leds_export pli_areset_export pli_areset_export sdram_ddr sdram_ddr sdram_cas_n sdram_cke sdram_cs_n	: out : out : out tem; => CONN => CONN => CONN => CONN => CONN => CONN => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_pll_areset_export ECTED_T0_setam_ba, ECTED_T0_setam_cas_, ECTED_T0_setam_cas, ECTED_T0_setam_cs,		leds.export pll_areset.export reset.reset_n sdram.addr .ba .cas_n .cke .cs_n		
end com	<pre>spl_Ss_n dram_clk_clk ponent nios_subsys mponent nios_subsy t map (clk_clk leds_export pll_areset_export pll_areset_modt sdram_ddr sdram_ddr sdram_cas_n sdram_cke</pre>	: out : out tem; => CONN => CONN => CONN => CONN => CONN => CONN => CONN => CONN	std_logic; std_logic ECTED_TO_clk_clk, ECTED_TO_leds_export, ECTED_TO_stam_bdr, ECTED_TO_stam_bdr, ECTED_TO_stam_ba, ECTED_TO_stam_cke,		leds.export pll_areset.export reset.reset_n sdram.addr .ba .cas_n .cke		
end com	spiSs_n dram_clk_clk ponent nios_subsys mponent nios_subsys t amp (clk_clk leds_export pll_arsest_export pll_arsest_export sdram_ba sdram_ba sdram_cs_n sdram_ck sdram_cs_n sdram_dq	: out : out tem; => CONN => CONN => CONN => CONN => CONN => CONN => CONN => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_leds_export, ECTED_T0_sets_reset, ECTED_T0_sets_reset, ECTED_T0_setsm_cls, ECTED_T0_setsm_cls, ECTED_T0_setsm_cls, ECTED_T0_setsm_cls, ECTED_T0_setsm_cls,		leds.export pll_areset.export reset.reset_n sdram.addr .ba .cas_n .cke .cs_n .dq		
end com	spl_SS_n dram_clk_clk upponent nios_subsys mponent nios_subsys t asp (clk_clk leds_export pll_areset_export pll_areset_export sdram_cds_n sdram_cbs sdram_cbs sdram_cbs sdram_cdm	: out : out : out tem; => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_glt_areset_export ECTED_T0_getam_bda, ECTED_T0_getam_bda, ECTED_T0_getam_cle, ECTED_T0_getam_cle, ECTED_T0_getam_cle,		leds.export pll_areset.export reset.reset_n sdram.addr .ba .cas_n .cke .cs_n .dq .dq		
end com	spl_SS_n dram_clk_clk mponent nios_subsys mponent nios_subsys t map (clk_clk led_export pll_areset_export pll_areset_export reset_reset sdram_da sdram_cds_n sdram_cds sdram_cd	: out : out : out tem; => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_pll_areset_resport ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr,		leds.export pll_areset.export reset.reset_n sdram.addr .ba .cas_n .cke .cs_n .dq .dqm .ras_n		
end com	spl_SS_n dram_clk_clk dram_clk_clk exponent nios_subsys t map(clk_clk lds_export lds_export pll_arsest_export pll_arsest_export sdram_dds sdram_cos_n sdram_cos sdram_cos sdram_dq sdram_row_n	: out : out : out tem; => CONN => CONN	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_blds_export, ECTED_T0_getam_bd, ECTED_T0_getam_bd, ECTED_T0_getam_cds, ECTED_T0_getam_cds, ECTED_T0_getam_cds, ECTED_T0_getam_mes_n, ECTED_T0_getam_mes_n, ECTED_T0_getam_mes_n, ECTED_T0_getam_mes_n, ECTED_T0_getam_mes_n,		leds.export pll_arcset.export reset.reset_n sdram.addr .ba .css_n .cke .cs_n .dq .dqm .ras_n .we_n		
end com	spl_SS_n dram_clk_clk mponent nios_subsys mponent nios_subsys t map (clk_clk led_sexport pll_arsest_export pll_arsest_export reset_reset, sdram_da sdram_cds_n sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da sdram_da	: out : out : out tem; => CONN =>	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_pll_areset_resport ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr, ECTED_T0_setur_addr,		leds.export pll_areaet.export reset.reset_n sdram.addr .cas_n .cke .cs_n .dq .dqm .ras_n .we_n spi.MISO		
end com	spl_SS_n dram_clk_clk dram_clk_clk tamp(clk_clk leds_export pll_arset_export pll_arset_export sdram_dds sdram_cs_n sdram_cs_n sdram_dds sdram_cs_n sdram_dds sdram_cs_n sdram_dds sdram_rs_n sdram_rs	: out : out : out tem; => conn =>	std_logic; std_logic ECTED_T0_clk_clk, ECTED_T0_leds_export, ECTED_T0_leds_export, ECTED_T0_set_rest_rest_r, ECTED_T0_set_rest_rest_r, ECTED_T0_setam_bka, ECTED_T0_setam_cks, ECTED_T0_setam_cks, ECTED_T0_setam_we_n, ECTED_T0_setam_we_n, ECTED_T0_setam_we_n, ECTED_T0_spillS0, ECTED_T0_spillS0,		leds.export pil_areset.export reset.reset_n sdram.addr .cas_n .cke .csg_n .dq .dqm .ras_n .we_n .spi.MISO .MOSI		
end com	spl_SS_n dram_clk_clk mponent nios_subsys mponent nios_subsys clk_clk leds_export pll_arcset_export reset_reset_ sdram_cds_n sdram_cds sdram_cds sdram_cds sdram_dq sdram_dq sdram_ts_n sdram_dq sdram_ts_n sdram_dq sdram_ts_n spl_MSS1 spl_SS_n	: out : out : out tem; => CONN =>	std_logic; std_logic ECTED_TO_clk_clk, ECTED_TO_lods_export, ECTED_TO_pll_arsset_export ECTED_TO_pld_arsset_export ECTED_TO_state_ba, ECTED_TO_state_cla, ECTED_TO_state_cla, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state_tate, ECTED_TO_state, ECTE		leds.export reset.export reset.reset_n sdram.addr .cas_n .cke .cs_n .dq .dq .tas_n .we_n spi.MISO .MOSI .SCLK		

- 6.2.3.7 There are two parts that would need be copied to the top-level entity embedded_system_lab in Quartus Prime.
 - nios_subsystem component declaration (1. Highlighted in red)
 Copy this section and paste in the architecture section of embedded_system_lab.vhd.
 There should be a commented area indicating where exactly.
 - nios_subsystem component instantiation (2. Highlighted in blue)
 Copy this section and paste in the architecture section of embedded_system_lab.vhd after the word 'begin'. There should be a commented area indicating where exactly.

66 67 68 69 70 71 72 73 74	<pre>signal CONNECTED_TO_sdram_ras_n : std_logic; signal CONNECTED_TO_sdram_we_n : std_logic; signal CONNECTED_TO_spi_MISO : std_logic; signal CONNECTED_TO_spi_MOSI : std_logic; signal CONNECTED_TO_spi_SCLK : std_logic; signal CONNECTED_TO_spi_SS_n : std_logic;</pre>	
75 76 77 78 79 80	U	 1.
81	ebegin	
86 87 88 89 90	NIOS_SUBSYSTEM COMPONENT INSTANTIATION 	 2.
90 91 92 93 94 95 96 97 98	<pre>CONNECTED_TO_clk_clk <= CLK12; LED <= CONNECTED_TO_leds_export; CONNECTED_TO_pll_areset_export <= '0'; CONNECTED_TO_reset_reset_n <= '1'; CONNECTED_TO_spi_MISO <= SPI_MISO; SPI_MOSI <= CONNECTED_TO_spi_MOSI; SPI_SCLK <= CONNECTED_TO_spi_SCLK;</pre>	

MAX1000 Embedded System Lab www.arrow.com January 2019

- 6.2.3.8 After copying close Instantiation Template window and click **Finish** button on the bottom right of the Platform Designer window.
- 6.2.3.9 It generates IP pointer files for both synthesis (.qip) and simulation (.sip) that will point Quartus to all the necessary design files needed to synthesize or simulate the Platform Designer system. Press **OK** to close as the .qip file will be added to the project in the following steps. Simulation will not be discussed in this lab, so no need to add the .sip file.



- 6.2.3.10 Choose **Project** → **Add/Remove Files in Project...** from the Quartus Prime menu.
- 6.2.3.11 Click on the button and browse through the synthesis directories: <project_directory>/nios_subsystem/synthesis/ and open nios_subsystem.qip.

Settings - embedded_system_lab					-	
Category:						Device/Board
General	Files					
Files	Select the design files you want to include in the proj-	ect. Click Add All to add all design f	iles in th	e project directory to the projec	:t.	
Libraries						
✓ IP Settings	File name:					Add
IP Catalog Search Locations Design Templates	٩,				×	Add All
 Operating Settings and Conditions 	File Name	Туре	Library	Design Entry/Synthesis Tool	HDL Version	Remove
Voltage	nios_subsystem/synthesis/nios_subsystem.qip			<none></none>		Remove
Temperature		Synopsys Design Constraints File		<none></none>		Up
✓ Compilation Process Settings	embedded_system_lab.vhd	VHDL File		<none></none>	Default	Down
Incremental Compilation						5000
✓ EDA Tool Settings						Properties
Design Entry/Synthesis						
Simulation						
Board-Level						
✓ Compiler Settings						
VHDL Input						
Verilog HDL Input						
Default Parameters Timing Analyzer						
Assembler						
Design Assistant						
Signal Tap Logic Analyzer						
Logic Analyzer Interface						
Power Analyzer Settings						
SSN Analyzer						
,						
		THE BUY	C - (1	OK Cancel	Anal	. Unite
		W Buy	Software	OK Cancel	Apply	Help

6.2.3.12 Click **Apply** and **OK**.

6.3 Compile design


6.3.1 Import pin assignments

- 6.3.1.1 Select Assignments → Import Assignments...
- 6.3.1.2 Add source file by clicking on the button and browse into the lab file folder where you will locate the provided design files and add **embedded_system_lab_pinout.csv**.

S Import Assignments	×
Specify the source and categories of assignments to import.	
File name: ed_System_lab/embedded_system_lab_pinout.csv Catego	ries
Copy existing assignments into embedded_system_lab.qsf.bak be Advan	ced
OK Cancel H	elp

6.3.1.3 Press OK.

6.3.1.4 Open **Pin Planner** by clicking on ^I button on the toolbars, or **Assignments** → **Pin Planner** in order to check the import. In the Pin Planner you should see the following:



6.3.1.5 **Close** the Pin Planner.

6.3.2 Compiling the Design

- 6.3.2.1 Open the device settings window from **Assignments** → **Device...** and click on the **Device** and **Pin Options...** button.
- 6.3.2.2 Click to the **Configuration** category.
- 6.3.2.3 Set configuration mode to Single Uncompressed Image with Memory Initialization (256kbits UFM).

General	Configuration					
Configuration	Specify the device confi	Specify the device configuration scheme and the configuration device.				
Programming Files Unused Pins Dual-Purpose Pins Capacitive Loading Board Trace Model I/O Timing Voltage Pin Placement Error Detection CRC CvP Settings Partial Reconfiguration	Configuration scheme:	Configuration scheme: Internal Configuration Configuration mode: Single Uncompressed Image with Memory Initialization (256Kbits UFM)				
					UFM)	
	Configuration device	Configuration device				
			Auto		v	
	Use configuration	device:		Device Options		
	Configuration device I/O voltage:					
	VID Operation mode					
	Configuration pin:	Configuration pin:		Configuration Pin Options		
	Generate compressed bitstreams					
	Active serial clock source:					
	Enable input tri-state	e on active c	onfiguration pins in	user mode		
	Description:					
	The method used to lo Configuration (use inte	-	into the device. Only	y one configuration scheme is avail	able: Internal	
					Reset	

- 6.3.2.4 Press **OK** to close Device and Pin Options window. Press again **OK** to close Device window.
- 6.3.2.5 Start Compilation by clicking on ► button on the toolbars, or Processing → Start Compilation.


wow

There should be no errors. If there are errors, they should be fixed before re-compilating. The 100% in the lower right corner or a green checkmark next to the Compile Design in the Compilation task window indicates that the compilation was successful.

Quartus Prime Lite Edition - C:/MAX1000/Embeddi e Edit View Project Assignments Proce		- embedded_system_lab		- 0 : Search altera.com
	-			Search attera.com
) 🕞 🗟 쑫 🗋 💼 🤊 🗘 embedded_s				
ect Navigator À Hierarchy 🔹 🤉 🖉 🛪		Compilation Report - embedded_s	item_lab	IP Catalog 🛛
Entity.Instance		Flow Summary		• ×
MAX 10: 10M08SAU169C8G	Elow Summary	<pre><<filter>></filter></pre>		Y 🙀 Installed IP
📅 embedded_system_lab 🚈	Flow Settings	Flow Status	Successful - Thu Jan 17 13:54:15 2019	Project Directory
	Flow Non-Default Global Set		18.0.0 Build 614 04/24/2018 SJ Lite Edition	> System
	Flow Elapsed Time	Revision Name	embedded_system_lab	✓ Library
	Flow OS Summary	Top-level Entity Name	embedded_system_lab	> Basic Functions
	Flow Log	Family	MAX 10	> DSP
	🗧 ⊨ Analysis & Synthesis	Device	10M08SAU169C8G	> Interface Protocols
	> Fitter	Timing Models	Final	> Memory Interfaces and Controll
	> Assembler	Total logic elements	2,940 / 8,064 (36 %)	Processors and Peripherals
	> Power Analyzer	Total registers	1809	> University Program
ks Compilation * = 🐺 🗗 ×	Flow Messages	Total pins	53 / 130 (41 %)	Search for Partner IP
	Flow Suppressed Messages	Total virtual pins	0	
Task	Timing Analyzer	Total memory bits	144,128 / 387,072 (37 %)	
Y 🕨 Compile Design		Embedded Multiplier 9-bit elements	0/48(0%)	
> Analysis & Synthesis		Total PLLs	1/1(100%)	
> Fitter (Place & Route)		UFM blocks	0/1(0%)	
> Assembler (Generate programmin		ADC blocks	1/1(100%)	
Assemble (deletate programmin) Timing Analysis				
> EDA Netlist Writer				
Edit Settings				
Program Device (Open Programmer)				
>	< >			+ Add
All 🖸 🖾 🔺 🚩 💎 < <filter>></filter>		💏 Find 💏 Find Next		
Type ID Message				
332146 Worst-case recovery 332146 Worst-case removal :				
332146 Worst-case minimum				
332114 Report Metastability				
332102 Design is not fully				
 332102 Design is not fully Quartus Prime Timin 	constrained for hold requ Analyzer was successful.			
293000 Quartus Prime Full (0 293000 Quartus Prime Full (
<				

6.3.3 Configuration

6.3.3.1 Connect your MAX1000 board to your PC using an USB cable. Since the Arrow USB Blaster should be already installed, the Window's Device Manager should display the following entries are highlighted in red (port number may differ depending on your PC):



6.3.3.2 Open the Quartus Prime Programmer from **Tools** → **Programmer** or double click on Program Device (Open Programmer) from the Task window.

	MAX1000/Embedded_System_lab/emb Processing Tools Window Help		nbedded_system_l	ab - [embedd	ed_system_lab.	cdf]*			Searc	h altera.		×] 9
	Hardware Setup No Hardware Fnable real-time ISP to allow background programming when available				JTAG		•	Progress:				
Enable real-time I	File	When available Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security	Erase	ISP	
^{■™} Stop					Configure		Check		Bit		CLAMP	
Auto Detect												
Add File	<											>
Save File												
Add Device												
^{‡%} Down												

6.3.3.3 Click Hardware Setup... and double click Arrow-USB-Blaster entry in the Hardware Setup tab. The Currently selected hardware should now show Arrow-USB-Blaster [USB0] (depending on your PC, the USB port number may variant).


Hardware Settings JTAG Se	ettings		
Select a programming hardward nardware setup applies only to			
Currently selected hardware: Available hardware items	Arrow-USB-Bl	aster [USB0]	•
Hardware Arrow-USB-Blaster	Server Local	Port USB0	Add Hardware Remove Hardware

6.3.3.4 Click Close.

6.3.3.5 Make sure the hardware setup is Arrow-USB-Blaster [USB0] and the mode is JTAG. Click **Auto Detect**.

Programmer - C//MAX1000/Embedded_System_lab/embedded_system_lab - embedded_system_lab - [embedded_system_lab.cdf]* File Edit View Processing Tools Window Help												×
File Edit View	Processing Tools Window Help			_			_		Searc	:h altera.	om	9
🔔 Hardware Setup.	Arrow-USB-Blaster [USB0]			Mode:	JTAG		-	Progress:				
Enable real-time I	SP to allow background programming wi	hen available										
^{▶™} b Start	File	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security	Erase	ISP	
💼 Stop					Configure		Check		Bit		CLAMP	
💏 Auto Detect												
× Delete												
Add File												
Change File	<											>
Save File												
Add Device												
1 th Up												
1° op												
V DOWN												
L]	L											

- 6.3.3.6 If the configuration has been added by default, you can skip the following steps and continue with the 6.3.4.11 point.
- 6.3.3.7 Select **10M08SA** device and click **OK** in the pop-up window.



- 6.3.3.8 Click **Change File...** or double click <none> to choose the programming file.
- 6.3.3.9 Navigate to <project_directory>/output_files/ and select the embedded_system_lab.sof file.
- 6.3.3.10 Click Open.

6.3.3.11 Make sure the Programmer shows the correct file and the correct part in the JTAG chain and check the Program/Configure checkbox.

N December 201	MAX1000/Embedded_System_lab/embedd			lab fambadd		- 40*						×
		ed_system_lab - em	bedded_system	lan - feuneara	ed_system_iab.	carj						_
File Edit View	Processing Tools Window Help								Sean	ch altera.	com	
📤 Hardware Setup.	. Arrow-USB-Blaster [USB0]			Mode:	ITAG		•	Progress:				
				Mode.	JIAG			Progress.	L			
Enable real-time I	SP to allow background programming whe	n available										
	File	Device	Checksum	Usercode	Program/	Verify	Blank-	Examine	Security	Erase	ISP	
🏴 Start	i ne	Device	checkban	oscicode	Configure	veniy	Check	Examine	Bit	Linkse	CLAMP	
^{≣™} Stop	output_files/embedded_system_lab.sof	10M08SAU169	001DDAFF	001DDAFF								
💏 Auto Detect												
🗙 Delete												
🟓 Add File												
隆 Change File												
Save File												
	200000000000000000000000000000000000000											
Add Device	TDI											
1 [™] Up												
J ¹ ¹ ¹ ¹ Down												
	10M08SAU169											
	↓ TDO											

6.3.3.12 Click **Start** to program the board. When the configuration is complete, the Progress bar should show 100% (Successful).

6.4 Software Design

Overview: In this section, you will use the Nios II Software Build Tools (SBT) for Eclipse to quickly create a board support package (BSP) and a C software application to run on the Nios II processor. The software has already been provided for you in the lab files.

6.4.1 Create a new software project

- 6.4.1.1 From the main Quartus Prime window, start STB from **Tools** → **Nios II Software Build Tools** for Eclipse.
- 6.4.1.2 The Eclipse Workspace Launcher will open. Click **Browse...** and choose the directory of your project. In this case it was C:\MAX1000\Embedded_System_lab\.

Workspace	e Launcher				×
Select a w	orkspace				
	s your projects in a folder called a workspace. orkspace folder to use for this session.				
Workspace:	C:\MAX1000\Embedded_System_lab	 	~	Browse	
Use this a	s the default and do not ask again				
		ОК		Cancel	

6.4.1.3 Click **OK** and the Eclipse will open.


Nios II - Eclipse File Edit Navigate Search Project F	Run Nios II Window Help								- a ×
🔁 • 🗟 🕼 🙋 • 🚳 • 🖻 • 🔗 •		- 8 - 10 G + 0 +						Quick A	Access 🛛 😰 🔟 Nios II
	0 \$ > ~ = 0						- c	Curk /	icoss } ₽ ♥ ■ □
		Problems 22 2 Tasks Console Pro tems	operties						\$- □
		Description	Resource	Path	Location	Туре			
0 items selected									

- 6.4.1.4 Select File → New → Nios II Application and BSP from Template.
- 6.4.1.5 Click to select the **nios_subsystem.sopcinfo** from your project directory and name the project **embedded_system_lab**. Select **Blank Project** from the Templates.

Nios II Application and BSP fr	om Te	mplate —		×
Nios II Software Examples				
Create a new application and bo template	ard su	pport package based on a software example		
Target hardware information SOPC Information File name:	C:\/	NAX1000\Embedded_System_lab\nios_subsystem.sopcinfo		
CPU name:	nios	×		
Application project				
Project name: embedded_s	ystem	_lab		
Use default location Project location: C:\MA Project template	X1000	\Embedded_System_lab\software\embedded_system_lab		
Templates		Template description		
Blank Project Board Diagnostics Count Binary Float2 Functionality Float2 GCC Float2 Performance Hello Freestanding Hello World MicroC/OS-II Hello World Small Memory Test Memory Test Small	~	Blank Project creates an empty project to which you can add your code. For details, click Finish to create the project and refer to the readme.txt file in the project directory. The BSP for this template is based on the Altera HAL operating system. To use a BSP based on a different operating system, click Next and select the BSP from the BSP projects list. For information about how this software example relates to	~	
?		< Back Next > Finish	Cancel	I

6.4.1.6 Click Finish.

6.4.1.7 Eclipse will create two directories in the workspace, one for the application project and one for the BSP. The application directory (embedded_system_lab) is currently empty while the BSP directory (embedded_system_lab_bsp) contains software drivers, a system.h, header file, initialization source code and other software infrastructure.



- 6.4.1.8 Right click on the embedded_system_lab_bsp project and select **Properties** from the popup menu.
- 6.4.1.9 In the Properties window select the **Nios II BSP Properties** tab. It may take a moment to load the settings.
- 6.4.1.10 To keep the software footprint small so it fits our device, open the drop-down menu for
 Optimization level and change it to Level 2. Enable Reduced device drivers and Small C
 library options. As there is no C++ code, uncheck the Support C++ option.

type filter text	Nios II BSP Proper	rties	↓ ↓ ↓ ↓	
 > Resource Builders > C/C++ Build > C/C++ General Linux Tools Path Nios II BSP Properties Project References Refactoring History Run/Debug Settings > Task Repository WikiText 	SopcInfo:nios_su Flags Defined symbols: [Undefined symbols: [Assembler flags: [Warning flags: [User flags: [Debug level: 0 Optimization level: Le Q Reduced device dri Support C++ GPROF support Small C library ModelSim only, no	evel 2 🗸	BSP Editor	
)		O	K Cancel	
	Page	e 42		www.arrow.com
ab	0	-		January 2019

Embedded System Li

MAX1000

- 6.4.1.11 Click **Apply**, and when it finished with Applying BSP Settings click **OK** to close Properties window.
- 6.4.1.12 Right click on the embedded_system_lab_bsp project and select **Nios II** → **BSP Editor...** from the pop-up menu.
- 6.4.1.13 The Nios II BSP Editor will open. In the Common settings under the main tab, ensure the settings are configured as below:

BSP Editor - settings.bsp File Edit Tools Help			-		×
Main Software Packages Drivers Linker Script Enable File	Generation Target BSP Directory				
SOPC Information file:\hios_subsystem.sopcinfo CPU name: nios Operating system: Altera HAL BSP target directory: C:\WAX1000\Embedded_System_lab					
□-Settings □-Settings □-hal □-hal □-sys_clk_timer	hai sys_clk_timer:	none ~			
timestamp_timer stdin	timestamp_timer: stdin:	none ~			
stdout stderr enable_small_c_library	stdout	jtag_uart ~			
enable_gprof enable_reduced_device_drivers enable_sim_optimize	stderr: ☐ enable small c library	jtag_uart \vee			
⊡-linker enable exception stack	enable_gprof				
—exception_stack_size —exception_stack_memory_region_na —enable_interrupt_stack —interrupt_stack_size	enable_reduced_device_drivers				
	enable_sim_optimize				
interrupt_stack_memory_region_na	enable_exception_stack exception_stack_size: exception_stack_memory_region_name:	1024			
⊕-Advanced	enable_interrupt_stack interrupt_stack_size:	1024			
	interrupt_stack_memory_region_name:	onchip ~			
	hal.make				
	bsp_cflags_debug:	-9			
	bsp_cflags_optimization:	-02			
< >	cflags_mgpopt	global 🗸			
Information Problems Processing					
Mapped section ".stack" to memory region "onchip". Finished loading BSP section mappings from settings file. Setting "hal.linker.interrupt stack memory region name" set	et to "onchip".				^
Setting "hal.linker.exception_stack_memory_region_name" Coading drivers from ensemble report.					U
Manned module: "nios" to use the default driver version			Generate	Exit	

Notice that since there is no operating system in this tab, the stdout, stdin, and stderr messages are reported through the JTAG UART that you will be able to see in the Nios II Console in Eclipse. On-chip memory will be used for processor code storage, data storage, the exception and interrupt stack.

6.4.1.14 Click on the Linker Script tab and set **onchip** in the Linker Region Name column for .heap, .rodata, .rwdata and .stack.

BSP Editor - settings.l File Edit Tools Help	bsp					- 🗆 X		
	Drivers Linker Script Ena	ble File Generation	Target BSP Directory					
Linker Section Mappings	^							
Linker Section Name		Linker Region Name	:	Memory Device Name		Add		
.bss		onchip		onchip	Remove			
.entry		reset		onchip				
.exceptions	.exceptions			onchip				
.heap		onchip		onchip				
.rodata		onchip		onchip				
.rwdata		onchip		onchip				
.stack		onchip		onchip				
.text		onchip		onchip				
Linker Memory Regions								
Linker Region Name	Address Range	×	Memory Device Name	Size (bytes)	Offset (bytes)	Add		
onchip	0x00804020	- 0x00807FFF	onchip	16352		Remove		
reset		- 0x0080401F	onchip	32		0 Restore Defaults		
sdram		- 0x007FFFFF	sdram	8388608				
						Add Memory Device		
						Remove Memory Device		
						Memory Usage		
						Memory Map		
						Memory Map		
Graved out entries are a	tomatically created at ne	nerste time. They s	are not editable or persisted i	in the BSP settings file				
		nerate time. They e	are not calculate of persisted	in the bor beautyp me.				
Information Problems Pr								
	to use the default driver ver					·		
	o use the default driver versi							
	use the default driver version							
	to use the default driver vers							
Mapped module: "sysid"	to use the default driver ver	sion.						
Mapped module: "jtag_u	art" to use the default drive	r version.						
Einished loading drivers	from ensemble report.							
Loading BSP settings fro	m settings file.							
I Finished loading SOPC B	uilder system info file "\\n	ios_subsystem.sopci	nfo [relative to settings file]"			•		
						Generate Exit		

Feel free to explore the BSP editor. The Drivers tab gives the user control over built into the BSP. The Linker Script tab provides a mechanism to adjust what memory regions are utilized for certain purposes.

6.4.1.15 Click **Generate** button to update the PSB and select **Exit** to close it once the process is finished.

6.5 Accelerometer lab

6.5.1 Add source code to the project


- **Note:** The C source file have been provided for you in this lab. All that needs to be done is to copy it to your workspace.
- 6.5.1.1 From Windows Explorer, navigate to your main project directory. There you will find a file named **accelerometer.c** which you will need to copy to this project.
- 6.5.1.2 Select the accelerometer.c file and drag it into the embedded_system_lab directory in Eclipse. Select the **Copy files** option in the pop-up and click **OK**.

File Operation	\times
Select how files should be imported into the project:	
0 copy mes	
◯ Link to files	
-	
Create link locations relative to: PROJECT_LOC	/
Configure Drag and Drop Settings	
? OK Cancel	

You should now see the new file appear under the embedded_system_lab project in the Project Explorer.

6.5.2 Build the software

6.5.2.1 Right click on the embedded_system_lab_bsp project and select **Build Project** from the pop-up menu.



6.5.2.2 When it finished, repeat the previous step for the embedded_system_lab application project.

🖹 Problems 🧔 Tasks 📮 Console 🕴 🔲 Properties
CDT Build Console [embedded_system_lab_bsp]
Compiling altera modular adc.c
nios2-elf-gcc -xc -MP -MMD -c -I./HAL/inc -II./drivers/inc -pipe -D_hal
Creating libhal_bsp.a
rm -f -f libhal_bsp.a
nios2-elf-ar -src libhal_bsp.a obj/HAL/src/alt_alarm_start.o obj/HAL/src/alt_bus;
[BSP build complete]
14:48:25 Build Finished (took 16s.628ms)
¢

6.5.3 Run the application

6.5.3.1 Select embedded_system_lab and go to $Run \rightarrow Run Configurations...$ and double click to Nios II Hardware to add a new configuration.

Run Configurations	×
Create, manage, and run configurations A project name must be selected.	
Image: Second Secon	Name: New_configuration Project L Target Connection Debugger Common Source Project LEF file name: Project ELF file name: Project ELF file name: Advanced
Filter matched 8 of 8 items	Revert Apply
?	Run Close

6.5.3.2 Rename it to **Embedded System lab configuration** and on the Project tab select **embedded_system_lab** from the drop-down menu for the Project name.

Run Configurations		×
Create, manage, and run configurat Nios II Hardware Tab Group	ons	
Image: Construction Image: Constructi	Name: Embedded System lab configuration Project Image: Target Connection Space Project Image: Embedded_system_lab Project ELF file name: C:(MAX.1000)Embedded_System_lab/software/embedded_system_lab/embedded_system_lab.elf Enable browse for file system ELF file File system ELF file File system ELF file name: Image: Target System State	
Filter matched 8 of 8 items		Revert Apply
?		Run Close

6.5.3.3 Click on the **Target Connection** tab and click **Refresh Connections** button. The configured MAX1000 board should appear.

Run Configurations							
Create, manage, and run configuration The expected Stdout device name does n		oyte stream device name.					
Image: Second secon	Name: Simple Nios lab	configuration onnection 🌾 Debugger	Common	Source			
 C/C++ Remote Application Launch Group 	Processors: Cable	Device	Device ID	Instance ID	Name	Architecture	Refresh Connections
✓ m Nios II Hardware New_configuration Nios II Hardware v2 (beta)	Byte Stream Devices:	n localh 10M085A(0	nios	Nios2:3	Resolve Names System ID Properties
📓 Nios II ModelSim 層 Nios II ModelSim v2 (beta)	Cable Arrow-USB-Blaster o	Device n localh 10M08SA(Device ID	Instance ID 0	Name jtag uart.	Version	
	Diable 'Nios II Console' view Quartus Project File name: < Using default .sopcinfo & .jdi files extracted from ELF >						
	System ID checks						
	Jgnore mismatched syst Download Download ELF to select Start processor						
	Reset the selected targ	et system					
Filter matched 8 of 8 items						R	evert Apply
0							Run Close

6.5.3.4 Click **Apply** and **Run**.

6.5.3.5 After a few second, the Nios II Console should open at the bottom of the Eclipse.



After this message, the software downloaded to MAX1000 will obtain the Y-axis data from its onboard accelerometer and toggle it's LEDs accordingly to the tilt level. Every 10ms the Y-axis value will be sent to Nios II Console window.

6.5.3.6 Stop the program running by clicking on 📕 button on the top right corner of Nios II Console window.

🖹 Problems 🧔 Tasks 📮 Console 🔚 Nios II Console 🙁 🔲 Properties	📕 🖓 🕅 🗸 🖓 🗖
Embedded System lab configuration - cable: Arrow-USB-Blaster on localhost (USB0) device ID: 1 instance ID: 0 name: jtag_uart.jtag	Terminate and Remove Launch
Nios Lab with MAX1000!	^
DEMO:	
Read y-axis value of the accelerometer and have the LEDs react to received values	
Y-AXIS: -1	
Y-AXIS: 0	
Y-AXIS: -1	
Y-AXIS: 0	
Y-AXIS: -1	
Y-AXIS: 0	
Y-AXIS: -1	
Y-AXIS: 0	
Y-AXIS: -1	
V_AVIS- A	

CONGRATULATIONS! YOU HAVE SUCCESSFULLY COMPLETED THE EMBEDDED SYSTEM LAB!

wow

5 Revision History

Version	Change Log	Date of Change
V1.0	Initial Version	17/08/2017
V2.0	 Update the naming of the tools within Quartus to accommodate the recent version changes Update website links Corrections / clarity changes Added usage of areset conduit of the PLL component New version of tools generated new names for conduit signals/base addresses, appropriate changes in nios_lab_top.vhd and main.c file to address that Size of the onchip_ram block reduced to 16kB from 32kB 	27/09/2018
V3.0	 Improving the lab into the embedded system lab Update the design, and make preparation for additional software labs: add ADC, SDRAM controller, renaming modules and files Corrections / clarity changes Formal changes 	17/01/2019

6 Legal Disclaimer

ARROW ELECTRONICS

EVALUATION BOARD LICENSE AGREEMENT

By using this evaluation board or kit (together with all related software, firmware, components, and documentation provided by Arrow, "Evaluation Board"), You ("You") are agreeing to be bound by the terms and conditions of this Evaluation Board License Agreement ("Agreement"). Do not use the Evaluation Board until You have read and agreed to this Agreement. Your use of the Evaluation Board constitutes Your acceptance of this Agreement.

PURPOSE

The purpose of this evaluation board is solely intended for evaluation purposes. Any use of the Board beyond these purposes is on your own risk. Furthermore, according the applicable law, the offering Arrow entity explicitly does not warrant, guarantee or provide any remedies to you with regard to the board.

LICENSE

Arrow grants You a non-exclusive, limited right to use the enclosed Evaluation Board offering limited features only for Your evaluation and testing purposes in a research and development setting. Usage in a live environment is prohibited. The Evaluation Board shall not be, in any case, directly or indirectly assembled as a part in any production of Yours as it is solely developed to serve evaluation purposes and has no direct function and is not a finished product.

EVALUATION BOARD STATUS

The Evaluation Board offers limited features allowing You only to evaluate and test purposes. The Evaluation Board is not intended for consumer or household use. You are not authorized to use the Evaluation Board in any production system, and it may not be offered for sale or lease, or sold, leased or otherwise distributed for commercial purposes.

OWNERSHIP AND COPYRIGHT

Title to the Evaluation Board remains with Arrow and/or its licensors. This Agreement does not involve any transfer of intellectual property rights ("IPR) for evaluation board. You may not remove any copyright or other proprietary rights notices without prior written authorization from Arrow or it licensors.

RESTRICTIONS AND WARNINGS

Before You handle or use the Evaluation Board, You shall comply with all such warnings and other instructions and employ reasonable safety precautions in using the Evaluation Board. Failure to do so may result in death, personal injury, or property damage.

You shall not use the Evaluation Board in any safety critical or functional safety testing, including but not limited to testing of life supporting, military or nuclear applications. Arrow expressly disclaims any responsibility for such usage which shall be made at Your sole risk.

WARRANTY

Arrow warrants that it has the right to provide the evaluation board to you. This warranty is provided by Arrow in lieu of all other warranties, written or oral, statutory, express or implied, including any warranty as to merchantability, non-infringement, fitness for any particular purpose, or uninterrupted or error-free operation, all of which are expressly disclaimed. The evaluation board is provided "as is" without any other rights or warranties, directly or indirectly.

You warrant to Arrow that the evaluation board is used only by electronics experts who understand the dangers of handling and using such items, you assume all responsibility and liability for any improper or unsafe handling or use of the evaluation board by you, your employees, affiliates, contractors, and designees.

wow

LIMITATION OF LIABILITIES

In no event shall Arrow be liable to you, whether in contract, tort (including negligence), strict liability, or any other legal theory, for any direct, indirect, special, consequential, incidental, punitive, or exemplary damages with respect to any matters relating to this agreement. In no event shall arrow's liability arising out of this agreement in the aggregate exceed the amount paid by you under this agreement for the purchase of the evaluation board.

IDENTIFICATION

You shall, at Your expense, defend Arrow and its Affiliates and Licensors against a claim or action brought by a third party for infringement or misappropriation of any patent, copyright, trade secret or other intellectual property right of a third party to the extent resulting from (1) Your combination of the Evaluation Board with any other component, system, software, or firmware, (2) Your modification of the Evaluation Board, or (3) Your use of the Evaluation Board in a manner not permitted under this Agreement. You shall indemnify Arrow and its Affiliates and Licensors against and pay any resulting costs and damages finally awarded against Arrow and its Affiliates and Licensors or agreed to in any settlement, provided that You have sole control of the defense and settlement of the claim or action, and Arrow cooperates in the defense and furnishes all related evidence under its control at Your expense. Arrow will be entitled to participate in the defense of such claim or action and to employ counsel at its own expense.

RECYCLING

The Evaluation Board is not to be disposed as an urban waste. At the end of its life cycle, differentiated waste collection must be followed, as stated in the directive 2002/96/EC. In all the countries belonging to the European Union (EU Dir. 2002/96/EC) and those following differentiated recycling, the Evaluation Board is subject to differentiated recycling at the end of its life cycle, therefore: It is forbidden to dispose the Evaluation Board as an undifferentiated waste or with other domestic wastes. Consult the local authorities for more information on the proper disposal channels. An incorrect Evaluation Board disposal may cause damage to the environment and is punishable by the law.