

Intrinsic Silicon Properties

- Read textbook, section 3.2.1, 3.2.2, 3.2.3
- Intrinsic Semiconductors
 - undoped (i.e., not n+ or p+) silicon has *intrinsic* charge carriers
 - electron-hole pairs are created by thermal energy
 - **intrinsic carrier concentration** $\equiv n_i = 1.45 \times 10^{10} \text{ cm}^{-3}$, at room temp.
 - function of temperature: *increase or decrease with temp?*
 - $n = p = n_i$, in intrinsic (undoped) material
 - $n \equiv$ number of electrons, $p \equiv$ number of holes
 - **mass-action law**, $np = n_i^2$
 - applies to undoped and doped material



Extrinsic Silicon Properties

- doping, adding **dopants** to modify material properties

- n-type = n+, add elements with extra an electron

- (arsenic, As, or phosphorus, P), Group V elements

- $n_n \equiv$ concentration of electrons in n-type material

- $n_n = N_d \text{ cm}^{-3}$, $N_d \equiv$ concentration of **donor** atoms

- $p_n \equiv$ concentration of holes in n-type material

- $N_d p_n = n_i^2$, using mass-action law

- always a lot more n than p in n-type material

- p-type = p+, add elements with an extra hole

- (boron, B)

- $p_p \equiv$ concentration of holes in p-type material


- $p_p = N_a \text{ cm}^{-3}$, $N_a \equiv$ concentration of **acceptor** atoms

- $n_p \equiv$ concentration of electrons in p-type material


- $N_a n_p = n_i^2$, using mass-action law

- always a lot more p than n in p-type material

- if both N_d and N_a present, $n_n = N_d - N_a$, $p_p = N_a - N_d$



n+/p+ defines region as heavily doped, typically $\approx 10^{16}$ - 10^{18} cm^{-3}
 less highly doped regions generally labeled n/p (without the +)



do example on board
 $n_i^2 = 2.1 \times 10^{20}$



Conduction in Semiconductors

- doping provides free charge carriers, alters conductivity
- conductivity, σ , in semic. w/ carrier densities n and p

- $\sigma = q(\mu_n n + \mu_p p)$, $q \equiv$ electron charge, $q = 1.6 \times 10^{-19}$ [Coulombs]

• $\mu \equiv$ mobility [cm²/V-sec], $\mu_n \cong 1360$, $\mu_p \cong 480$ (typical values)

- in n-type region, $n_n \gg p_n$

- $\sigma \approx q\mu_n n_n$

- in p-type region, $p_p \gg n_p$

- $\sigma \approx q\mu_p p_p$

mobility = average velocity per unit electric field

Mobility often assumed constant

$\mu_n > \mu_p$


electrons more mobile than holes
 \Rightarrow conductivity of n+ > p+

but is a function of Temperature and Doping Concentration

- resistivity, $\rho = 1/\sigma$

- resistance of an n+ or p+ region

- $R = \frac{\rho l}{A}$, $A = wt$



- drift current (flow of charge carriers in presence of an electric field, E_x)

- n/p drift current density: $J_{xn} = \sigma_n E_x = q\mu_n n_n E_x$, $J_{xp} = \sigma_p E_x = q\mu_p p_p E_x$


- total drift current density in x direction $J_x = q(\mu_n n + \mu_p p) E_x = \sigma E_x$



pn Junctions: Intro


- What is a pn Junction?

- interface of p-type and n-type semiconductor
- junction of two materials forms a diode




- In the Beginning...

- ionization of dopants at material interface



- Diffusion -movement of charge to regions of lower concentration

- free carriers diffuse out
- leave behind immobile ions
- region become depleted of free carriers
- ions establish an electric field
 - acts against diffusion




pn Junctions: Equilibrium Conditions

• Depletion Region

- area at pn interface void of free charges
- charge neutrality

- must have equal charge on both sides
- $q A x_p N_A = q A x_n N_D$, A =junction area; x_p , x_n depth into p/n side
- $\Rightarrow x_p N_A = x_n N_D$
- depletion region will extend further into the more lightly doped side of the junction



• Built-in Potential

- diffusion of carriers leaves behind immobile charged ions
- ions create an electric field which generates a built-in potential

$$\Psi_0 = V_T \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

- where $V_T = kT/q = 26\text{mV}$ at room temperature



pn Junctions: Depletion Width

- Depletion Width

use Poisson's equation & charge neutrality

- $W = x_p + x_n$

$$x_p = \left[\frac{2\epsilon(\Psi_0 + V_R)N_D}{qN_A(N_D + N_A)} \right]^{1/2} \quad x_n = \left[\frac{2\epsilon(\Psi_0 + V_R)N_A}{qN_D(N_D + N_A)} \right]^{1/2}$$

- where V_R is applied reverse bias

$$W = \left[\frac{2\epsilon(\Psi_0 + V_R)}{q} \frac{N_D + N_A}{N_D N_A} \right]^{1/2}$$


- One-sided Step Junction

- if $N_A \gg N_D$ (p+n diode)
 - most of junction on n-side

$$W \cong x_n = \left[\frac{2\epsilon(\Psi_0 + V_R)}{qN_D} \right]^{1/2}$$

- if $N_D \gg N_A$ (n+p diode)
 - most of junction on p-side

$$W \cong x_p = \left[\frac{2\epsilon(\Psi_0 + V_R)}{qN_A} \right]^{1/2}$$



ϵ is the permittivity of Si
 $\epsilon = 1.04 \times 10^{-12}$ F/cm
 $\epsilon = K_S \epsilon_0$, where $\epsilon_0 = 8.85 \times 10^{-14}$ F/cm
 and $K_S = 11.8$ is the relative permittivity of silicon

$$\Psi_0 = V_T \ln \left(\frac{N_A N_D}{n_i^2} \right)$$


pn Junctions - Depletion Capacitance

- Free carriers are separated by the depletion layer
- Separation of charge creates **junction capacitance**

- $C_j = \epsilon A/d \Rightarrow$ (d = depletion width, W)

$$C_j = A \left[\frac{q\epsilon N_A N_D}{2(N_A + N_D)} \right]^{1/2} \left(\frac{1}{\sqrt{\Psi_0 + V_R}} \right)$$

ϵ is the permittivity of Si
 $\epsilon = 11.8 \cdot \epsilon_0 = 1.04 \times 10^{-12}$ F/cm
 V_R = applied reverse bias

- A is complex to calculate in semiconductor diodes

- consists of both **bottom** of the well and **side-wall** areas

- C_j is a strong function of biasing

- must be re-calculated if bias conditions change

$$C_j = \frac{C_{j0}}{\sqrt{1 + \frac{V_R}{\Psi_0}}} \quad C_{j0} = A \left[\frac{q\epsilon N_A N_D}{2\Psi_0(N_A + N_D)} \right]^{1/2}$$

- CMOS doping is not linear/constant

- graded junction approximation


$$C_j = \frac{C_{j0}}{\sqrt[3]{1 + \frac{V_R}{\Psi_0}}}$$

• Junction Breakdown

- if reverse bias is too high (typically > 30V) can get strong reverse current flow




Diode Biasing and Current Flow



- Forward Bias; $V_D > \Psi_0$
 - acts against built-in potential
 - depletion width reduced
 - **diffusion currents** increase with V_D
 - minority carrier diffusion


$$I_D = I_S \left(e^{V_D/V_T} - 1 \right) \quad I_S \propto A \left(\frac{1}{N_D} + \frac{1}{N_A} \right)$$

- Reverse Bias; $V_R = -V_D > 0$
 - acts to support built-in potential
 - depletion width increased
 - electric field increased
 - small **drift current** flows
 - considered leakage
 - small until V_R is too high and breakdown occurs






MOSFET Capacitor

- MOSFETs move charge from drain to source underneath the gate, if a conductive channel exists under the gate
- Understanding how and why the conductive channel is produced is important
- **MOSFET capacitor** models the gate/oxide/substrate region
 - source and drain are ignored
 - substrate changes with applied gate voltage



Consider an nMOS device

- **Accumulation**, $V_G < 0$, (-)ve charge on gate
 - induces (+)ve charge in substrate
 - (+)ve charge accumulate from substrate holes (h⁺)
- **Depletion**, $V_G > 0$ but small
 - creates depletion region in substrate
 - (-)ve charge but no free carriers
- **Inversion**, $V_G > 0$ but larger
 - further depletion requires high energy
 - (-)ve charge pulled from Ground
 - electron (e⁻) free carriers in channel



Capacitance in MOSFET Capacitor

- In Accumulation




- Gate capacitance = Oxide capacitance
- $C_{ox} = \epsilon_{ox}/t_{ox}$ [F/cm²]

- In Depletion

- Gate capacitance has 2 components
- 1) oxide capacitance
- 2) depletion capacitance of the substrate depletion region
 - $C_{dep} = \epsilon_{si}/x_d$, x_d = depth of depletion region into substrate
- $C_{gate} = C_{ox}$ (in series with) $C_{dep} = C_{ox} C_{dep} / (C_{ox} + C_{dep}) < C_{ox}$
 - C's in series add like R's in parallel



- In Inversion

- free carriers at the surface
- $C_{gate} = C_{ox}$





Inversion Operation

- MOSFET "off" unless in inversion
 - look more deeply at inversion operation
- Define some stuff
 - Q_s = total charge in substrate
 - V_G = applied gate voltage
 - V_{ox} = voltage drop across oxide
 - ϕ_s = potential at silicon/oxide interface (relative to substrate-ground)
 - $Q_s = -C_{ox} V_G$
 - $V_G = V_{ox} + \phi_s$
- During Inversion (for nMOS)
 - $V_G > 0$ applied to gate
 - V_{ox} drops across oxide (assume linear)
 - ϕ_s drops across the silicon substrate, most near the surface



Surface Charge

- Q_B = bulk charge, ion charge in depletion region under the gate
 - $Q_B = -q N_A x_d$, x_d = depletion depth
 - $Q_B = - (2q \epsilon_{Si} N_A \phi_s)^{1/2} = f(V_G)$
 - charge per unit area
- Q_e = charge due to free electrons at substrate surface
- $Q_S = Q_B + Q_e < 0$ (negative charge for nMOS)



Surface Charge vs. Gate Voltage



- Surface Charge vs. Gate Voltage
 - $V_G < V_{tn}$, substrate charge is all bulk charge, $Q_s = Q_B$
 - $V_G = V_{tn}$, depletion region stops growing
 - x_d at max., further increase of V_G will NOT increase x_d
 - Q_B at max.
 - $V_G > V_{tn}$, substrate charge has both components, $Q_s = Q_B + Q_e$
 - since Q_B is maxed, further increases in V_G must increase Q_e
 - increasing Q_e give more free carriers thus less resistance
- Threshold Voltage
 - V_{tn} defined as gate voltage where Q_e starts to form
 - $Q_e = -C_{ox}(V_G - V_{tn})$
 - V_{tn} is gate voltage required to
 - overcome material difference between silicon and oxide
 - establish depletion region in channel to max value/size



Overview of MOSFET Current

- Gate current
 - gate is essentially a capacitor \Rightarrow **no current through gate**
 - gate is a control node
 - $V_G < V_{tn}$, device is off
 - $V_G > V_{tn}$, device is on and performance is a function of V_{GS} and V_{DS}
- Drain Current (current from drain to source), I_D
 - Source = source/supply of electrons (nMOS) or holes (pMOS)
 - Drain = drain/sink of electrons (nMOS) or holes (pMOS)
 - V_{DS} establishes an E-field across (horizontally) the channel
 - free charge in an E-field will create a drain-source current
 - I_D drift or diffusion current?

MOSFET I-V Characteristics



Channel Charge and Current

- Threshold Voltage = V_{tn} , V_{tp}
 - amount of voltage required on the gate to turn tx on
 - gate voltage $> V_{tn/p}$ will induce charge in the channel
- nMOS Channel Charge
 - $Q_c = -C_G(V_G - V_{tn})$, from $Q = CV$, (-) because channel holds electrons
- nMOS Channel Current (linear model:) assumes channel charge is constant from source to drain
 - $I = |Q_c| / t_+$, where t_+ = *transit time*, average time to cross channel
 - $t_+ = \text{channel length} / (\text{average velocity}) = L / v$
 - average drift velocity in channel due to electric field $E \rightarrow v = \mu_n E$
 - assuming constant field in channel due to $V_{DS} \rightarrow E = V_{DS} / L$
 - $\rightarrow I = Q_c \frac{\mu_n V_{DS}}{L}$ $C_G = C_{ox}WL \Rightarrow |Q_c| = C_{ox}WL(V_G - V_{tn})$
- $I = \mu_n C_{ox} (W/L) (V_G - V_{tn}) V_{DS}$ linear model, assumes constant charge in channel

similar analysis applies for pMOS, see textbook



Transconductance and Channel Resistance

- nMOS Channel Charge: $Q_c = -C_G(V_G - V_{tn})$
- nMOS linear model Channel Current:
 - $I = \mu_n C_{ox} (W/L) (V_G - V_{tn}) V_{DS}$
 - assumes constant charge in channel, valid only for very small V_{DS}
- nMOS Process Transconductance
 - $k'_n = \mu_n C_{ox} [A/V^2] \Rightarrow I = k'_n (W/L) (V_G - V_{tn}) V_{DS}$
- nMOS Device Transconductance
 - $\beta_n = \mu_n C_{ox} (W/L) [A/V^2] \Rightarrow I = \beta_n (V_G - V_{tn}) V_{DS}$
 - constant for set transistor size and process
- nMOS Channel Resistance
 - channel current between Drain and Source
 - channel resistance = V_{DS} / I_{DS}
 - $R_n = 1 / (\beta_n (V_G - V_{tn}))$
- pMOS: $k'_p = \mu_p C_{ox}$, $\beta_p = \mu_p C_{ox} (W/L)$

similar analysis applies for pMOS, see textbook

$$R_n = \frac{1}{\mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{tn})}$$
$$R_p = \frac{1}{\mu_p C_{ox} \frac{W}{L} (V_{SG} - |V_{tp}|)}$$



nMOS Current vs. Voltage

Cutoff Region

- $V_{GS} < V_{tn}$

$$\Rightarrow I_D = 0$$

Linear Region

- $V_{GS} > V_{th}$, $V_{DS} > 0$ but very small

- $Q_e = -C_{ox} (V_{GS} - V_{tn})$

- $I_D = \mu_n Q_e (W/L) V_{DS}$

$$\Rightarrow I_D = \mu_n C_{ox} (W/L) (V_{GS} - V_{tn}) V_{DS}$$

Triode Region

- $V_{GS} > V_{th}$, $0 < V_{DS} < V_{GS} - V_{th}$

- surface potential, ϕ_s , at drain now $f(V_{GS} - V_{DS} = V_{GD}) \Rightarrow$ less charge near drain

- assume channel charge varies linearly from drain to source

- at source: $Q_e = -C_{ox} (V_{GS} - V_{tn})$, at drain: $Q_e = 0$

$$\Rightarrow I_D = \frac{\mu_n C_{OX}}{2} \frac{W}{L} \left[2(V_{GS} - V_t) V_{DS} - V_{DS}^2 \right]$$


General Integral for expressing I_D

- channel charge = $f(y)$

- channel voltage = $f(y)$

- y is direction from drain to source

$$I_D = \alpha \int_0^{V_D} Q_I(y) \delta V(y)$$



nMOS Current vs. Voltage

- Saturation Region (Active Region)

- $V_{GS} > V_{tn}$, $V_{DS} > V_{GS} - V_{tn}$

- surface potential at drain, $\phi_{sd} = V_{GS} - V_{tn} - V_{DS}$
- when $V_{DS} = V_{GS} - V_{tn}$, $\phi_{sd} = 0 \Rightarrow$ channel not inverted at the drain
 - channel is said to be **pinched off**
- during pinch off, further increase in V_{DS} will not increase I_D
 - define **saturation voltage**, V_{sat} , when $V_{DS} = V_{GS} - V_{tn}$
- current is saturated, no longer increases
- substitute $V_{sat} = V_{GS} - V_{tn}$ for V_{DS} into triode equation

\Rightarrow
square law
equation

$$I_D = \frac{\mu_n C_{OX}}{2} \frac{W}{L} (V_{GS} - V_t)^2$$

$$I_D = \frac{\mu_n C_{OX}}{2} \frac{W}{L} [2(V_{GS} - V_t)V_{DS} - V_{DS}^2]$$





Figure 3.19 When V_{DS} is increased such that $V_{GD} < V_{tn}$, then the channel becomes pinched off at the drain end.




Other Stuff

- Transconductance
 - process transconductance, $k' = \mu_n C_{ox}$
 - constant for a given fabrication process
 - device transconductance, $\beta_n = k' W/L$
- Surface Mobility
 - mobility at the surface is lower than mobility deep inside silicon
 - for current, I_D , calculation, typical $\mu_n = 500\text{-}580 \text{ cm}^2/\text{V}\cdot\text{sec}$
- Effective Channel Length
 - effective channel length reduced by
 - lateral diffusion under the gate
 - depletion spreading from drain-substrate junction

$$L_{eff} = L(\text{drawn}) - 2L_D - X_d$$

$$X_d = \sqrt{\left(\frac{2\epsilon_s(V_D - (V_G - V_t))}{qN_A}\right)}$$



Second Order Effects

- Channel Length Modulation
 - Square Law Equation predicts I_D is constant with V_{DS}
 - However, I_D actually increases slightly with V_{DS}
 - due to **effective channel getting shorter as V_{DS} increases**
 - effect called **channel length modulation**
 - Channel Length Modulation factor, λ
 - models change in channel length with V_{DS}
 - Corrected I_D equation

$$I_D = \frac{\mu_n C_{OX}}{2} \frac{W}{L} (V_{GS} - V_t)^2 (1 + \lambda(V_{DS} - V_{eff}))$$

- $V_{eff} = V_{GS} - V_{tn}$

- Body Effect
 - so far we have assumed that substrate and source are grounded
 - if source not at ground, source-to-bulk voltage exists, $V_{SB} > 0$
 - $V_{SB} > 0$ will **increase the threshold voltage, $V_{tn} = f(V_{SB})$**
 - called **Body Effect**, or **Body-Bias Effect**



pMOS Equations

- Analysis of nMOS applies to pMOS with following modifications
 - physical
 - change all n-type regions to p-type
 - change all p-type regions to n-type
 - substrate is n-type (nWell)
 - channel charge is positive (holes) and (+)ve charged ions
 - equations
 - change V_{GS} to V_{SG} (V_{SG} typically = $V_{DD} - V_G$)
 - change V_{DS} to V_{SD} (V_{SD} typically = $V_{DD} - V_D$)
 - change V_{tn} to $|V_{tp}|$
 - pMOS threshold is negative, nearly same magnitude as nMOS
 - other factors
 - lower surface mobility, typical value, $\mu_p = 220 \text{ cm}^2/\text{V-sec}$
 - body effect, change V_{SB} to V_{BS}



Transistor Sizing


• Channel Resistance

“ON” resistance of transistors

- $R_n = 1/(\mu_n C_{ox} (W/L) (V_{GS} - V_{tn}))$

- $R_p = 1/(\mu_p C_{ox} (W/L) (V_{SG} - |V_{tp}|))$

• $C_{ox} = \epsilon_{ox}/t_{ox}$ [F/cm²], process constant



• Channel Resistance Analysis

- $R \propto 1/W$ (increasing W decreases R & increases Current)

- R varies with Gate Voltage, see plot above

- If $W_n = W_p$, then $R_n < R_p$

• since $\mu_n > \mu_p$

• assuming $V_{tn} \sim |V_{tp}|$

- to match resistance, $R_n = R_p$

• adjust W_n/W_p to balance for $\mu_n > \mu_p$



Transistor Sizing

- Channel Resistances

- $R_n = 1/(\mu_n C_{ox} (W/L) (V_G - V_{tn}))$
- $R_p = 1/(\mu_p C_{ox} (W/L) (V_G - |V_{tp}|))$
- $R_n/R_p = \mu_n/\mu_p$
 - if $V_{tn} = |V_{tp}|$, $(W/L)_n = (W/L)_p$

- Matching Channel Resistance

- there are performance advantage to setting $R_n = R_p$
 - discussed in Chapter 7
- to set $R_n = R_p$
 - define mobility ratio, $r = \mu_n/\mu_p$
 - $(W/L)_p = r (W/L)_n$
 - pMOS must be larger than nMOS for same resistance/current

- Negative Impact



- $\Rightarrow C_{Gp} = r C_{Gn}$ larger gate = higher capacitance

How does this impact circuit performance?



MOSFET RC Model


- Modeling MOSFET resistance and capacitance is very important for transient characteristics of the device
- RC Model



time constant
at drain, τ_D
 $\tau_D = C_D R_n$

- Drain-Source (channel) Resistance, R_n

- $R_n = V_{DS} / I_D$
 - function of bias voltages
- point (a), linear region
 - $R_n = 1 / [\beta_n (V_{GS} - V_{tn})]$
- point (b), triode region
 - $R_n = 2 / \{\beta_n [2(V_{GS} - V_{tn}) - V_{DS}]\}$
- point (c), saturation region
 - $R_n = 2V_{DS} / [\beta_n (V_{GS} - V_{tn})^2]$



- general model equation

$$\cdot R_n = 1 / [\beta_n (V_{DD} - V_{tn})]$$



MOSFET Capacitances - Preview

- Need to find C_S and C_D



- MOSFET Small Signal model

- Model Capacitances

- C_{gs}
- C_{gd}
- C_{gb}
- C_{db}
- C_{sb}
- no C_{sd} !


- MOSFET Physical Capacitances

- layer overlap
- pn junction



RC Model Capacitances

- Why do we care?
 - capacitances determine switching speed
- Important Notes
 - models developed for saturation (active) region
 - models presented are simplified (not detailed)
- RC Model Capacitances
 - Source Capacitance
 - models capacitance at the Source node
 - $C_S = C_{GS} + C_{SB}$
 - Drain Capacitance
 - models capacitance at the Drain node
 - $C_D = C_{GD} + C_{DB}$



(a) nFET

What are C_{GS} , C_{GD} , C_{SB} , and C_{DB} ?



MOSFET Parasitic Capacitances

- Gate Capacitance

- models capacitance due to overlap of Gate and Channel

- $C_G = C_{ox} W L$

- estimate that C_G is split 50/50 between Source and Drain

- $C_{GS} = \frac{1}{2} C_G$

- $C_{GD} = \frac{1}{2} C_G$

- assume Gate-Bulk capacitance is negligible

- models overlap of gate with substrate outside the active tx area

- $C_{GB} = 0$


- Bulk Capacitance

- C_{SB} (Source-Bulk) and C_{DB} (Drain-Bulk)

- pn junction capacitances

$$C_j = \left(C_{jo} / \sqrt{1 + \frac{V_R}{\Psi_0}} \right) \quad C_{jo} = A \left[\frac{q \epsilon N_A N_D}{2 \Psi_0 (N_A + N_D)} \right]^{1/2}$$

What are V_R , Ψ_0 , N_A , and N_D ?



MOSFET Junction Capacitances

- Capacitance/area for pn Junction

$$C_j = C_{j0} / \left(1 + \frac{V_R}{\Psi_0} \right)^{m_j} \quad C_{j0} = \left[\frac{q\epsilon N_A}{2\Psi_0} \right]^{1/2} \quad \Psi_0 = V_T \ln \left(\frac{N_A N_D}{n_i^2} \right)$$

m_j = grading coefficient (typically 1/3) assuming N_D (n+ S/D) \gg N_A (p subst.)

- S/D Junction Capacitance

- zero-bias capacitance

- highest value when $V_R = 0$, assume this for worst-case estimate

- $C_j = C_{j0}$

- $C_{S/Dj} = C_{j0} A_{S/D}$, $A_{S/D}$ = area of Source/Drain

- what is $A_{S/D}$?

- complex 3-dimensional geometry

- bottom region and sidewall regions

- $C_{S/Dj} = C_{bot} + C_{sw}$

- bottom and side wall capacitances




Figure 2-11: Diffusion capacitance.



Junction Capacitance

- Bottom Capacitance

- $C_{bot} = C_j A_{bot}$

- $A_{bot} = X W$

- Sidewall Capacitance

- $C_{sw} = C_{jsw} P_{sw}$

- $C_{jsw} = C_j x_j$ [F/cm]

- x_j = junction depth

- P_{sw} = sidewall perimeter

- $P_{sw} = 2(W + X)$


- Accounting Gate Undercut

- junction actually under gate also due to lateral diffusion

- $X \Rightarrow X + L_D$ (replace X with $X + L_D$)

- Total Junction Cap

- $C_{S/Dj} = C_{bot} + C_{sw} = C_j A_{bot} + C_{jsw} P_{sw} = C_{S/Dj}$



MOSFET Bulk Capacitances

- General Junction Capacitance


- $C_{S/Dj} = C_{bot} + C_{sw}$

- C_{SB} (Source-Bulk)

- $C_{SB} = C_j A_{Sbot} + C_{jsw} P_{Ssw}$

- C_{DB} (Drain-Bulk)

- $C_{DB} = C_j A_{Dbot} + C_{jsw} P_{Dsw}$






- RC Model Capacitances

- Source Capacitance

- $C_S = C_{GS} + C_{SB}$

- Drain Capacitance

- $C_D = C_{GD} + C_{DB}$



Junction Areas

- Note: calculations assume following design rules
 - poly size, $L = 2\lambda$
 - poly space to contact, 2λ
 - contact size, 2λ
 - active overlap of contact, 1λ

$$\Rightarrow \begin{aligned} W &= 4\lambda \\ X1 &= 5\lambda, X2 = 2\lambda, X3 = 6\lambda \end{aligned}$$

- Non-shared Junction with Contact

- Area: $X1 W = (5)(4) = 20\lambda^2$
- Perimeter: $2(X1 + W) = 18\lambda$

- Shared Junction without Contact

- Area: $X2 W = (2)(4)\lambda^2 = 8\lambda^2$
- Perimeter: $2(X2 + W) = 12\lambda$

- much smaller!

- Shared Junction with Contact

- Area: $X3 W = (6)(4)\lambda^2 = 24\lambda^2$
- Perimeter: $2(X3 + W) = 20\lambda$

- largest area!

