






$$\begin{aligned}
 (a+b) \cdot (a+c) &= a + a \cdot b + a \cdot c + b \cdot c \\
 &= a \cdot (1+b) + a \cdot c + b \cdot c \\
 &= a \cdot (1+c) + b \cdot c \\
 &= a + b \cdot c
 \end{aligned}$$



ECE 410: VLSI Design Course Lecture Notes (Uyemura textbook)






Professor Andrew Mason
Michigan State University



CMOS Circuit Basics

- CMOS = complementary MOS
 - uses 2 types of MOSFETs to create logic functions
 - nMOS
 - pMOS
- CMOS Power Supply
 - typically single power supply
 - VDD, with Ground reference
 - typically uses single power supply
 - VDD varies from 5V to 1V
- Logic Levels
 - all voltages between 0V and VDD
 - Logic '1' = VDD
 - Logic '0' = ground = 0V




Transistor Switching Characteristics

- nMOS

- switching behavior


- on = closed, when $V_{in} > V_{tn}$
 - V_{tn} = nMOS “threshold voltage”
 - V_{in} is referenced to ground, $V_{in} = V_{gs}$
 - off = open, when $V_{in} < V_{tn}$



- pMOS

- switching behavior

- on = closed, when $V_{in} < V_{DD} - |V_{tp}|$
 - $|V_{tp}|$ = pMOS “threshold voltage” magnitude
 - V_{in} is referenced to ground, $V_{in} = V_{DD} - V_{sg}$
 - off = open, when $V_{in} > V_{DD} - |V_{tp}|$



Rule to Remember: 'source' is at

- lowest potential for nMOS
- highest potential for pMOS





Transistor Digital Behavior

- nMOS

V_{in}	V_{out} (drain)	
1	$V_s = 0$	device is ON
0	?	device is OFF

- pMOS

V_{in}	V_{out} (drain)	
1	?	device is OFF
0	$V_s = V_{DD} = 1$	device is ON







Notice:
 When V_{in} = low, nMOS is off, pMOS is on
 When V_{in} = high, nMOS is on, pMOS is off
 → Only one transistor is on for each digital voltage



MOSFET Pass Characteristics

- Pass characteristics: passing of voltage from drain (or source) to source (or drain) when device is ON (via gate voltage)
- Each type of transistor is better than the other at passing (to output) one digital voltage
 - nMOS passes a good low (0) but not a good high (1)
 - pMOS passes a good high (1) but not a good low (0)

nMOS ON when gate is 'high'	 $V_y = 0 \text{ V}$	 $V_y = VDD - V_{tn}$	Passes a good low Max high is $VDD - V_{tn}$
pMOS ON when gate is 'low'	 $V_y = VDD$	 $V_y = V_{tp} $	Passes a good high Min low is $ V_{tp} $

Rule to Remember

'source' is at lowest potential for nMOS and at highest potential for pMOS




MOSFET Terminal Voltages

- How do you find one terminal voltage if the other 2 are known?

- nMOS

- case 1) if $V_g > V_i + V_{tn}$, then $V_o = V_i$ ($V_g - V_i > V_{tn}$)




- case 2) if $V_g < V_i + V_{tn}$, then $V_o = V_g - V_{tn}$ ($V_g - V_i < V_{tn}$)

For nMOS, $\max(V_o) = V_g - V_{tn}$

- pMOS

- case 1) if $V_g < V_i - |V_{tp}|$, then $V_o = V_i$ ($V_i - V_g > |V_{tp}|$)



- case 2) if $V_g > V_i - |V_{tp}|$, then $V_o = V_g + |V_{tp}|$ ($V_i - V_g < |V_{tp}|$)

here V_o is the "source" so the pMOS output is limited

For pMOS, $\min(V_o) = V_g + |V_{tp}|$

IMPORTANT:

Rules only apply if the devices is ON (e.g., $V_g > V_{tn}$ for nMOS)




MOSFET Terminal Voltages: Examples

- nMOS rules $\max(V_o) = V_g - V_{tn}$

- case 1) if $V_g > V_i + V_{tn}$, then $V_o = V_i$ ($V_g - V_i > V_{tn}$)
 - case 2) if $V_g < V_i + V_{tn}$, then $V_o = V_g - V_{tn}$ ($V_g - V_i < V_{tn}$)

- nMOS examples ($V_{tn}=0.5V$)

- 1: $V_g=5V, V_i=2V$
 - $V_g=5 > V_i + V_{tn} = 2.5 \Rightarrow V_o = 2V$
 - 2: $V_g=2V, V_i=2V$
 - $V_g=2 < V_i + V_{tn} = 2.5 \Rightarrow V_o = 1.5V$




- pMOS rules $\min(V_o) = V_g + |V_{tp}|$

- case 1) if $V_g < V_i - |V_{tp}|$, then $V_o = V_i$ ($V_i - V_g > |V_{tp}|$)
 - case 2) if $V_g > V_i - |V_{tp}|$, then $V_o = V_g + |V_{tp}|$ ($V_i - V_g < |V_{tp}|$)


- pMOS examples ($V_{tp}=-0.5V$)

- 1: $V_g=2V, V_i=5V$
 - $V_g=2 < V_i - |V_{tp}| = 4.5 \Rightarrow V_o = 5V$
 - 2: $V_g=2V, V_i=2V$
 - $V_g=2 > V_i - |V_{tp}| = 1.5 \Rightarrow V_o = 2.5V$




Switch-Level Boolean Logic

- Logic gate are created by using sets of controlled switches
- Characteristics of an **assert-high** switch



(a) Open



(b) Closed

nMOS acts like an
assert-high switch

Figure 2.1 Behavior of an assert-high switch

- $y = x \cdot A$, i.e. $y = x$ if $A = 1$
AND, or multiply function

Series switches \Rightarrow AND function




Figure 2.2 Series-connected switches

a AND b

Parallel switches \Rightarrow OR function






Figure 2.4 Parallel-connected switches

a OR b



Switch-Level Boolean Logic

- Characteristics of an **assert-low** switch




pMOS acts like an **assert-low** switch


– $y = x \cdot \bar{A}$, i.e. $y = x$ if $A = 0$

error in figure 2.5

Series assert-low switches $\Rightarrow ?$



NOT function, combining assert-high and assert-low switches



Remember This??

$$\bar{a} \cdot \bar{b} = \bar{a} + \bar{b}, \quad \bar{a} + \bar{b} = \bar{a} \cdot b$$

DeMorgan relations

$a=1 \Rightarrow$ SW1 closed, SW2 open $\Rightarrow y=0 = \bar{a}$


$a=0 \Rightarrow$ SW1 open, SW2 closed $\Rightarrow y=1 = \bar{a}$



CMOS “Push-Pull” Logic

- CMOS Push-Pull Networks

- pMOS
 - “on” when input is low
 - pushes output high
- nMOS
 - “on” when input is high
 - pulls output low




- Operation: for a given logic function

- one logic network (p or n) produces the logic function and pushes or pulls the output
- the other network acts as a “load” to complete the circuit, but is turned off by the logic inputs
- since only one network is active, there is no static current (between VDD and ground)
 - zero static power dissipation



Creating Logic Gates in CMOS

- All standard Boolean logic functions (INV, NAND, OR, etc.) can be produced in CMOS push-pull circuits.
- Rules for constructing logic gates using CMOS
 - use a complementary nMOS/pMOS pair for each input
 - connect the output to VDD through pMOS txs
 - connect the output to ground through nMOS txs
 - insure the output is always either high or low
- CMOS produces “inverting” logic
 - CMOS gates are based on the inverter
 - outputs are always inverted logic functions
e.g., NOR, NAND rather than OR, AND



Logic Properties

DeMorgan's Rules

$$(a \cdot b)' = a' + b'$$

$$(a + b)' = a' \cdot b'$$

Useful Logic Properties

$$1 + x = 1 \quad 0 + x = x$$

$$1 \cdot x = x \quad 0 \cdot x = 0$$

$$x + x' = 1 \quad x \cdot x' = 0$$

$$a \cdot a = a \quad a + a = a$$

$$ab + ac = a(b+c)$$

Properties which can be proven



$$(a+b)(a+c) = a+bc$$

$$a + a'b = a + b$$




Review: Basic Transistor Operation

CMOS Circuit Basics




$V_g =$	V_{in}	V_{out}
0	1	on = closed
1	?	off = open

$V_g =$	V_{in}	V_{out}
0	?	off = open
1	0	on = closed



CMOS Pass Characteristics

'source' is at lowest potential (nMOS) and highest potential (pMOS)



- nMOS
 - 0 in \rightarrow 0 out
 - VDD in \rightarrow VDD-Vtn out
 - strong '0', weak '1'
- pMOS
 - VDD in \rightarrow VDD out
 - 0 in \rightarrow |Vtp| out
 - strong '1', weak '0'




Review: Switch-Level Boolean Logic

- assert-high switch


- $y = x \cdot A$, i.e. $y = x$ if $A = 1$



- series = AND



- parallel = OR




- assert-low switch

- $y = x \cdot \bar{A}$, i.e. $y = x$ if $A = 0$





- series = NOR

- parallel = NAND



CMOS Inverter

- Inverter Function
 - toggle binary logic of a signal
- Inverter Switch Operation
- Inverter Symbol
- Inverter Truth Table




input low \rightarrow output high
nMOS off/open
pMOS on/closed

pMOS “on”
 \rightarrow output high (1)

input high \rightarrow output low
nMOS on/closed
pMOS off/open

nMOS “on”
 \rightarrow output low (0)


• Inverter Symbol



• Inverter Truth Table

x	y = \bar{x}
0	1
1	0


• CMOS Inverter Schematic



nMOS Logic Gates

- We will look at nMOS logic first, more simple than CMOS
- nMOS Logic (no pMOS transistors)
 - assume a resistive load to VDD
 - nMOS switches pull output low based on inputs



nMOS Inverter



(a) nMOS is **off**
→ output is high (1)



(b) nMOS is **on**
→ output is low (0)

nMOS NOR



- parallel switches = OR function
- nMOS pulls low (NOTs the output)

nMOS NAND




- series switches = AND function
- nMOS pulls low (NOTs the output)



CMOS NOR Gate


- NOR Symbol



- Karnaugh map


- NOR Truth Table

x	y	$\overline{x+y}$
0	0	1
0	1	0
1	0	0
1	1	0



CMOS NOR Gate

- CMOS NOR Schematic




- output is LOW if x OR y is true
 - parallel nMOS
- output is HIGH when x AND y are false
 - series pMOS

- Notice: series-parallel arrangement
 - when nMOS in series, pMOS in parallel, and visa versa
 - true for all *static CMOS* logic gates
 - allows us to construct more complex logic functions




CMOS NAND Gate

- NAND Symbol




- CMOS Schematic



- Truth Table

x	y	$\overline{x \cdot y}$
0	0	1
0	1	1
1	0	1
1	1	0

- K-map





$$g(x,y) = (\overline{y} \cdot 1) + (\overline{x} \cdot 1) + (x \cdot y \cdot 0)$$

- output is **LOW** if x AND y are true
 - series nMOS
- output is **HIGH** when x OR y is false
 - parallel pMOS





3-Input Gates

- NOR3




- NAND3



- Alternate Schematic

- what function?



- note shared gate inputs
 - is input order important?
 - in series, parallel, both?
- this schematic resembles how the circuit will look in *physical layout*



Complex Combinational Logic

- General logic functions
 - for example

$$f = \overline{\overline{a} \cdot (b + c)}, \quad f = \overline{(d \cdot e)} + a \cdot \overline{(b + c)}$$

- How do we construct the CMOS gate?
 - use DeMorgan principles to modify expression
 - construct nMOS and pMOS networks

$$\overline{a \cdot b} = \overline{a} + \overline{b}$$

$$\overline{a + b} = \overline{a} \cdot \overline{b}$$

- use Structured Logic (covered only briefly in ECE410)
 - AOI (AND OR INV)
 - OAI (OR AND INV)




Using DeMorgan

- DeMorgan Relations

 - NAND-OR rule


 - bubble pushing illustration



 - bubbles = inversions

 - NOR-AND rule


$$\overline{a + b} = \overline{\bar{a}} \cdot \overline{\bar{b}}$$



to implement pMOS this way, must push all bubbles to the inputs and remove all NAND/NOR output bubbles


- pMOS and bubble pushing

 - Parallel-connected pMOS



 - assert-low OR
 - creates NAND function

 - Series-connected pMOS




 - assert-low AND
 - creates NOR function




Review: CMOS NAND/NOR Gates

- NOR Schematic



- NAND Schematic



- output is LOW if x OR y is true
 - parallel nMOS
- output is HIGH when x AND y are false
 - series pMOS

- output is LOW if x AND y are true
 - series nMOS
- output is HIGH when x OR y is false
 - parallel pMOS



Rules for Constructing CMOS Gates

The Mathematical Method



- Given a logic function
 $F = f(a, b, c)$
- Reduce (using DeMorgan) to eliminate inverted operations
 - inverted variables are OK, but not operations (NAND, NOR)
- Form pMOS network by complementing the **inputs**
 $F_p = f(\bar{a}, \bar{b}, \bar{c})$
- Form the nMOS network by complementing the **output**
 $F_n = \overline{f(a, b, c)} = \overline{F}$
- Construct F_n and F_p using AND/OR series/parallel MOSFET structures
 - series = AND, parallel = OR

EXAMPLE:

$$F = \overline{ab} \Rightarrow$$

$$F_p = \overline{\overline{a} \overline{b}} = a+b; \quad \text{OR/parallel}$$


$$F_n = \overline{\overline{ab}} = ab; \quad \text{AND/series}$$



CMOS Combinational Logic Example

- Construct a CMOS logic gate to implement the function:

$$F = \overline{a} \cdot (\overline{b} + \overline{c})$$



14 transistors (cascaded gates)

- pMOS

- Apply DeMorgan expansions


$$F = \overline{a} + (\overline{b} + \overline{c})$$

$$F = \overline{a} + (\overline{b} \cdot \overline{c})$$


- Invert inputs for pMOS

$$F_p = a + (b \cdot c)$$

- Resulting Schematic



6 transistors
(CMOS)




- nMOS

- Invert output for nMOS

$$F_n = a \cdot (b + c)$$

- Apply DeMorgan
none needed

- Resulting Schematic



Structured Logic



- Recall CMOS is inherently Inverting logic
- Can used structured circuits to implement general logic functions
- **AOI:** implements logic function in the order AND, OR, NOT (Invert)
 - Example: $F = a \cdot b + c \cdot d$
 - operation order: i) a AND b, c AND d, ii) (ab) OR (cd), iii) NOT
 - Inverted Sum-of-Products (SOP) form
- **OAI:** implements logic function in the order OR, AND, NOT (Invert)
 - Example: $G = (x+y) \cdot (z+w)$
 - operation order: i) x OR y, z OR w, ii) (x+y) AND (z+w), iii) NOT
 - Inverted Product-of-Sums (POS) form
- Use a *structured CMOS array* to realize such functions




AOI/OAI nMOS Circuits

- nMOS AOI structure
 - series txs in parallel


$$X = \overline{a \cdot b + c \cdot d}$$



- nMOS OAI structure
 - series of parallel txs



$$Y = \overline{a+e \cdot b+f}$$




error in textbook Figure 2.45




AOI/OAI pMOS Circuits


- pMOS AOI structure
 - series of parallel txs
 - opposite of nMOS
(series/parallel)




- pMOS OAI structure
 - series txs in parallel
 - opposite of nMOS
(series/parallel)



Complete CMOS AOI/OAI circuits



(a) AOI circuit



(b) OAI circuit



Implementing Logic in CMOS

- Reducing Logic Functions
 - fewest operations \Rightarrow fewest txs
 - minimized function to eliminate txs
 - Example: $x y + x z + x v = x (y + z + v)$

5 operations: 3 AND, 2 OR	3 operations: 1 AND, 2 OR
# txs = ____?	# txs = ____?
- Suggested approach to implement a CMOS logic function
 - create nMOS network
 - invert output
 - reduce function, use DeMorgan to eliminate NANDs/NORs
 - implement using series for AND and parallel for OR
 - create pMOS network
 - complement each operation in nMOS network
 - i.e. make parallel into series and visa versa



CMOS Logic Example

- Construct the function below in CMOS

$$F = \overline{a + b} \cdot (\overline{c + d}); \text{ remember AND operations occur before OR}$$

- nMOS

- Group 1: $c \& d$ in parallel
- Group 2: b in series with $G1$
- Group 3: a parallel to $G2$


follow same order in pMOS

don't compliment inputs

- pMOS

- Group 1: $c \& d$ in series
- Group 2: b parallel to $G1$
- Group 3: a in series with $G2$

- Circuit has an OAOI organization (AOI with extra OR)



Another Combinational Logic Example

- Construct a CMOS logic gate which implements the function:

$$F = \overline{a} \cdot (b + \overline{c})$$

- pMOS

- Apply DeMorgan expansions
none needed
- Invert inputs for pMOS
 $F_p = a \cdot (\overline{b} + c)$
- Resulting Schematic ?

- nMOS

- Invert output for nMOS
 $F_n = \overline{a} \cdot (b + \overline{c})$
- Apply DeMorgan
 $F_n = a + (\overline{b} + \overline{c})$
 $F_n = a + (\overline{b} \cdot c)$
- Resulting Schematic ?



Yet Another Combinational Logic Example

- Implement the function below by constructing the nMOS network and complementing operations for the pMOS:

$$F = \overline{\bar{a} \cdot b} \cdot (a + c)$$

- nMOS

- Invert Output

- $F_n = \overline{\overline{\bar{a} \cdot b} \cdot (a + c)} = \overline{\bar{a} \cdot b} + \overline{(a + c)}$

- Eliminate NANDs and NORs

- $F_n = \overline{\bar{a} \cdot b} + (\overline{\bar{a}} \cdot \overline{c})$


- Reduce Function

- $F_n = \overline{\bar{a}} \cdot (b + \overline{c})$

- Resulting Schematic ?

- Complement operations for pMOS

- $F_p = \overline{\bar{a}} + (b \cdot \overline{c})$




XOR and XNOR

- Exclusive-OR (XOR)

- $a \oplus b = \bar{a} \cdot b + a \cdot \bar{b}$

- not AOI form (no "I")



a	b	$a \oplus b$
0	0	0
0	1	1
1	0	1
1	1	0

- Exclusive-NOR

- $\overline{a \oplus b} = a \cdot b + \bar{a} \cdot \bar{b}$

- inverse of XOR

- XOR/XNOR in AOI form


- XOR: $\overline{a \oplus b} = a \cdot b + \bar{a} \cdot \bar{b}$, formed by complementing XNOR above

- XNOR: $\overline{a \oplus b} = \bar{a} \cdot b + a \cdot \bar{b}$, formed by complementing XOR


thus, interchanging a and \bar{a} (or b and \bar{b}) converts from XOR to XNOR



XOR and XNOR AOI Schematic



(a) Exclusive-OR



(b) Exclusive-NOR

note: errors in textbook figure

$$\text{-XOR: } a \oplus b = \overline{a \cdot b + \bar{a} \cdot \bar{b}}$$

uses exact same
structure as
generic AOI


$$\text{-XNOR: } \overline{a \oplus b} = \overline{\bar{a} \cdot b + a \cdot \bar{b}}$$



CMOS Transmission Gates

- Function
 - gated switch, capable of passing both '1' and '0'
- Formed by a parallel nMOS and pMOS tx

recall: pMOS passes a good '1'
and nMOS passes a good '0'



- Controlled by gate select signals, s and \bar{s}
 - if $s = 1$, $y = x$, switch is **closed**, txs are **on**
 - if $s = 0$, $y = \text{unknown}$ (high impedance),
switch **open**, txs **off**


$$y = x s, \text{ for } s=1$$



Transmission Gate Logic Functions

- TG circuits used extensively in CMOS
 - good switch, can pass full range of voltage (VDD-ground)
- 2-to-1 MUX using TGs

$$F = P_0 \cdot \bar{s} + P_1 \cdot s$$




s	TG0	TG1	F
0	Closed	Open	P_0
1	Open	Closed	P_1




More TG Functions

- TG XOR and XNOR Gates



(a) XOR circuit



(b) XNOR circuit

- Using TGs instead of "static CMOS"
 - TG OR gate

