



FAST® Advanced Schottky TTL Logic Databook



A Corporate Dedication to Quality and Reliability

National Semiconductor is an industry leader in the manufacture of high quality, high reliability integrated circuits. We have been the leading proponent of driving down IC defects and extending product lifetimes. From raw material through product design, manufacturing and shipping, our quality and reliability is second to none.

We are proud of our success . . . it sets a standard for others to achieve. Yet, our quest for perfection is ongoing so that you, our customer, can continue to rely on National Semiconductor Corporation to produce high quality products for your design systems.

Li Skons

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

Wir fühlen uns zu Qualität und Zuverlässigkeit verpflichtet

National Semiconductor Corporation ist führend bei der Herstellung von integrierten Schaltungen hoher Qualität und hoher Zuverlässigkeit. National Semiconductor war schon immer Vorreiter, wenn es galt, die Zahl von IC Ausfällen zu verringern und die Lebensdauern von Produkten zu verbessern. Vom Rohmaterial über Entwurf und Herstellung bis zur Auslieferung, die Qualität und die Zuverlässigkeit der Produkte von National Semiconductor sind unübertroffen.

Wir sind stolz auf unseren Erfolg, der Standards setzt, die für andere erstrebenswert sind. Auch ihre Ansprüche steigen ständig. Sie als unser Kunde können sich auch weiterhin auf National Semiconductor verlassen.

La Qualité et La Fiabilité:

Une Vocation Commune Chez National Semiconductor Corporation

National Semiconductor Corporation est un des leaders industriels qui fabrique des circuits intégrés d'une très grande qualité et d'une fiabilité exceptionelle. National a été le premier à vouloir faire chuter le nombre de circuits intégrés défectueux et a augmenter la durée de vie des produits. Depuis les matières premières, en passant par la conception du produit sa fabrication et son expédition, partout la qualité et la fiabilité chez National sont sans équivalents.

Nous sommes fiers de notre succès et le standard ainsi défini devrait devenir l'objectif à atteindre par les autres sociétés. Et nous continuons à vouloir faire progresser notre recherche de la perfection; il en résulte que vous, qui êtes notre client, pouvez toujours faire confiance à National Semiconductor Corporation, en produisant des systèmes d'une très grande qualité standard.

Un Impegno Societario di Qualità e Affidabilità

National Semiconductor Corporation è un'industria al vertice nella costruzione di circuiti integrati di altà qualità ed affidabilità. National è stata il principale promotore per l'abbattimento della difettosità dei circuiti integrati e per l'allungamento della vita dei prodotti. Dal materiale grezzo attraverso tutte le fasi di progettazione, costruzione e spedizione, la qualità e affidabilità National non è seconda a nessuno.

Noi siamo orgogliosi del nostro successo che fissa per gli altri un traguardo da raggiungere. Il nostro desiderio di perfezione è d'altra parte illimitato e pertanto tu, nostro cliente, puoi continuare ad affidarti a National Semiconductor Corporation per la produzione dei tuoi sistemi con elevati livelli di qualità.

Charlie Jonk

Charles E. Sporck President, Chief Executive Officer National Semiconductor Corporation

FAST DATABOOK

1988 Edition

Circuit Characteristics

Ratings, Specifications and Waveforms

Design Considerations

Advanced Schottky TTL Datasheets

Ordering Information/ Physical Dimensions

TRADEMARKS

Following is the most current list of National Semiconductor Corporation's trademarks and registered trademarks.

AbuseableTM FairtechTM Anadig™ **FAST®** ANS-R-TRAN™ 5-Star Service™ APPSTM GAL[®] **ASPECTTM GENIXTM** Auto-Chem Deflasher™ **GNXTM BCPTM** HAMRTM HandiScan™ BI-FET™ BI-FET II™ HEX 3000TM **BI-LINE™ НРС**ТМ |3**_**® **BIPLANTM BLCTM** ICMTM **BI YTM INFOCHEXTM** Brite-Lite™ Integral ISE™ BTLTM IntelisplayTM ISETM CheckTrack™ CIMTM ISE/06TM **CIMBUSTM** ISE/08TM **CLASIC™** ISE/16™ Clock⊮Chek™ ISE32TM **СОМВОТМ ISOPLANARTM** COMBO ITM ISOPLANAR-ZTM COMBO IITM KeyScan™ COPS™ microcontrollers LMCMOSTM Datachecker® M²CMOS™ **DENSPAKTM** Macrobus™ DIBTM MAXI-ROM® Digitalker® **DISCERNTM** Meat⊮Chek™ DISTILLTM MenuMaster™ DNR® **DPVMTM** MICRO-DACTM **ELSTARTM** µtalker™ E-Z-LINK™ Microtalker™ **FACT™ MICROWIRETM FAIRCADTM** MICROWIRE/PLUSTM

MOI FTM MSTTM NMLTM **PLANTM** MacrocomponentTM MicrobusTM data bus RATTM

Naked-8TM National® National Semiconductor® National Semiconductor Corp.® NAX 800TM Nitride Plus™ Nitride Plus Oxide™ NOBUSTM NSC800TM **NSCISETM** NSX-16™ NS-XC-16™ **NTERCOMTM NURAMTM OXISSTM** P2CMOSTM PC MasterTM Perfect WatchTM Pharmar/Chek™ **PLANARTM Polvcraft™** POSilinkTM **POSitalker**TM Power + Control™ **POWERplanar™** QUAD3000TM **QUIKLOOKTM** RTX16™ SABRTM Script/ChekTM

SCXTM SERIES/800™ Series 900TM Series 3000TM Series 32000® Shelf ChekTM SofChek™ SPIRETM STARTM. StarlinkTM STARPI FXTM SuperChip™ SuperScript™ SYS32TM TapePak® TDSTM TeleGate™ The National Anthem® Timer/Chek™ TINATM TLCTM TrapezoidalTM TRI-CODETM TRI-POLY™ TRI-SAFE™ TRI-STATE® **TURBOTRANSCEIVER™** VIPTM VR32TM WATCHDOG[™] **XMOSTM XPUTM** Z STARTM 883B/RETS™ 883S/RETS™

ETHERNET® is a registered trademark of Xerox Corporation.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORA-TION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation 2900 Semiconductor Drive, P.O. Box 58090, Santa Clara, California 95052-8090 (408) 721-5000 TWX (910) 339-9240

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied, and National reserves the right, at any time without notice, to change said circuitry or specifications.



Table of Contents

Fairchild Advanced Schottky TTL, FAST®, is a family of TTL circuits that exhibits a combination of performance and efficiency unapproached by any other TTL family. Made with the proven Isoplanar process, 54F/74F circuits offer the switching speed and output drive capability of Schottky TTL, with superior noise margins and only one-fourth the power consumption.

Product Index and Selection Guide

Lists 54F/74F circuits currently available, in design or planned. The Selection Guide groups the circuits by function.

Section 1 Circuit Characteristics1-1 Discusses FAST technology, circuit configurations and characteristics.

Section 2 Ratings, Specifications and Waveforms......2-1

Contains common ratings and specifications for FAST devices, as well as AC test load and waveforms.

Section 4 Data Sheets4-1

Contains data sheets for currently available and pending new products.

Explains simplified purchasing code which identifies device type, package type and temperature range. Contains detailed physical dimension drawings for each package.

National Semiconductor

Product Status Definitions

Definition of Terms

Data Sheet Identification	Product Status	Definition
Advance information	Formative or In Design	This data sheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This data sheet contains preliminary data, and supplementary data will be published at a later date. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
No Identification Noted	Full Production	This data sheet contains final specifications. National Semiconductor Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

National Semiconductor Corporation reserves the right to make changes without further notice to any products herein to improve reliability, function or design. National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

Alpha-Numeric Index

29F52 8-Bit Registered Transceiver
29F53 8-Bit Registered Transceiver
29F68 Dynamic RAM Controller
29F524 Dual Pipeline Register (7 Deep)
29F525 Dual Pipeline Register (8 Deep)
54F/74F00 Quad 2-Input NAND Gate
54F/74F02 Quad 2-Input NOR Gate
54F/74F04 Hex Inverter
54F/74F08 Quad 2-Input AND Gate
54F/74F10 Triple 3-Input NAND Gate
54F/74F11 Triple 3-Input AND Gate
54F/74F13 Dual 4-Input NAND Schmitt Trigger
54F/74F14 Hex Inverter Schmitt Trigger
54F/74F20 Dual 4-Input NAND Gate
54F/74F27 Triple 3-Input NOR Gate
54F/74F30 8-Input NAND Gate
54F/74F32 Quad 2-Input OR Gate
54F/74F37 Quad 2-Input NAND Buffer
54F/74F38 Quad 2-Input NAND Buffer (Open Collector)
54F/74F40 Dual 4-Input NAND Buffer
54F/74F51 2-2-2-3 AND-OR-Invert Gate
54F/74F64 4-2-3-2-Input AND-OR-Invert Gate
54F/74F74 Dual D-Type Positive Edge-Triggered Flip-Flop 4-56
54F/74F86 Quad 2-Input Exclusive-OR Gate
54F/74F109 Dual JK Positive Edge-Triggered Flip-Flop
54F/74F112 Dual JK Negative Edge-Triggered Flip-Flop 4-67
54F/74F113 Dual JK Negative Edge-Triggered Flip-Flop
54F/74F114 Dual JK Negative Edge-Triggered Flip-Flop w/Common Clocks and Clears 4-75
54F/74F125 Quad Buffer (TRI-STATE) 4-79
54F/74F132 Quad 2-Input NAND Schmitt Trigger 4-82
54F/74F138 1-of-8 Decoder/Demultiplexer
54F/74F139 Dual 1-of-4 Decoder/Demultiplexer 4-89
54F/74F148 8-Line to 3-Line Priority Encoder 4-93
54F/74F151A 8-Input Multiplexer
54F/74F153 Dual 4-Input Multiplexer 4-101
54F/74F157A Quad 2-Input Multiplexer 4-105
54F/74F158A Quad 2-Input Multiplexer (Inverted)4-109
54F/74F160A Synchronous Presettable BCD Decade Counter (Asynchronous Reset)
54F/74F161A Synchronous Presettable Binary Counter (Asynchronous Reset)
54F/74F162A Synchronous Presettable BCD Decade Counter (Synchronous Reset)
54F/74F163A Synchronous Presettable Binary Counter (Synchronous Reset)
54F/74F164 Serial-In, Parallel-Out Shift Register
54F/74F168 4-Stage Synchronous Bidirectional Counter
54F/74F169 4-Stage Synchronous Bidirectional Counter
54F/74F174 Hex D Flip-Flop w/Master Reset 4-136
54F/74F175 Quad D Flip-Flop
54F/74F181 4-Bit Arithmetic Logic Unit
54F/74F182 Carry Lookahead Generator4-150
54F/74F189 64-Bit Random Access Memory w/TRI-STATE Outputs
54F/74F190 Up/Down Decade Counter w/Preset and Ripple Clock
54F/74F191 Up/Down Binary Counter w/Preset and Ripple Clock

Alpha-Numeric Index (Continued)

• •	
54F/74F192 Up/Down Decade Counter w/Separate Up/Down Clocks	
54F/74F193 Up/Down Binary Counter w/Separate Up/Down Clocks	'4
54F/74F194 4-Bit Bidirectional Universal Shift Register	
54F/74F219 64-Bit Random Access Memory w/TRI-STATE Outputs	
54F/74F240 Octal Buffer/Line Driver w/TRI-STATE Outputs (Inverting)	37
54F/74F241 Octal Buffer/Line Driver w/TRI-STATE Outputs 4-18	37
54F/74F242 Quad Bus Transceiver w/TRI-STATE Outputs	
54F/74F243 Quad Bus Transceiver w/TRI-STATE Outputs	2
54F/74F244 Octal Buffer/Line Driver w/TRI-STATE Outputs	37
54F/74F245 Octal Bidirectional Transceiver w/TRI-STATE Outputs)5
54F/74F251A 8-Input Multiplexer w/TRI-STATE Outputs	9
54F/74F253 Dual 4-Bit Multiplexer w/TRI-STATE Outputs)3
54F/74F256 Dual 4-Bit Addressable Latch)7
54F/74F257A Quad 2-Input Multiplexer w/TRI-STATE Outputs)9
54F/74F258A Quad 2-Input Multiplexer w/TRI-STATE Outputs (Inverting)	
54F/74F259 8-Bit Addressable Latch	
54F/74F269 8-Bit Bidirectional Binary Counter	9
54F/74F273 Octal D Flip-Flop	
54F/74F280 9-Bit Parity Generator/Checker	25
54F/74F283 4-Bit Binary Full Adder w/Fast Carry 4-22	29
54F/74F298 Quad 2-Input Multiplexer with Storage	
54F/74F299 8-Bit Universal Shift/Storage Register w/Common Parallel I/O Pins 4-23	
54F/74F322.8-Bit Serial/Parallel Register w/Sign Extend	
54F/74F323 8-Bit Universal Shift/Storage Register w/Synchronous Reset and Common I/O Pins . 4-24	15
54F/74F350 4-Bit Shifter w/TRI-STATE Outputs	
54F/74F352 Dual 4-Input Multiplexer 4-25	
54F/74F353 Dual 4-Input Multiplexer w/TRI-STATE Outputs	30
54F/74F365 Hex Buffer/Driver w/TRI-STATE Outputs	
54F/74F366 Hex Inverter/Buffer w/TRI-STATE Outputs	
54F/74F368 Hex Inverter/Buffer w/TRI-STATE Outputs	
54F/74F373 Octal Transparent Latch w/TRI-STATE Outputs	
54F/74F374 Octal D-Type Flip-Flop w/TRI-STATE Outputs	
54F/74F377 Octal D-Type Flip-Flop w/Clock Enable	
54F/74F378 Parallel D Register with Enable	
54F/74F379 Quad Parallel Register with Enable 4-28	
54F/74F381 4-Bit Arithmetic Logic Unit	
54F/74F382 4-Bit Arithmetic Logic Unit	
54F/74F385 Quad Serial Adder/Subtracter	
54F/74F395 4-Bit Cascadable Shift Register w/TRI-STATE Outputs	6
54F/74F398 Quad 2-Port Register	8
54F/74F399 Quad 2-Port Register	
54F/74F401 Cyclic Redundancy Check Generator/Checker 4-31	
54F/74F402 Serial Data Polynomial Generator/Checker	
54F/74F403 16 x 4 First-In First-Out Buffer Memory	
54F/74F407 Data Access Register	3
54F/74F410 Register Stack—16 x 4 RAM TRI-STATE Output Register	0
54F/74F412 Multi-Mode Buffered 8-Bit Latch w/TRI-STATE Outputs	
54F/74F413 64 x 4 First-In First-Out Buffer Memory w/Parallel I/O	
54F/74F420 Paralleled Check Bit/Syndrome Bit Generator	
54F/74F432 Multi-Mode Buffered 8-Bit Latch w/TRI-STATE Output	
54F/74F433 64 x 4 First-In First-Out Buffer Memory	

Alpha-Numeric Index (Continued)

54F/74F521 8-Bit Identity Comparator	
54F/74F524 8-Bit Registered Comparator	
54F/74F525 16-Bit Programmable Counter	
54F/74F533 Octal Transparent Latch w/TRI-STATE Outputs	
54F/74F534 Octal D Flip-Flop w/TRI-STATE Outputs	
54F/74F537 1-of-10 Decoder w/TRI-STATE Outputs	
54F/74F538 1-of-8 Decoder w/TRI-STATE Outputs	
54F/74F539 Dual 1-of-4 Decoder w/TRI-STATE Outputs	
54F/74F540 Octal Buffer/Line Driver w/TRI-STATE Outputs (Inverting)	
54F/74F541 Octal Buffer/Line Driver w/TRI-STATE Outputs	
54F/74F543 Octal Registered Transceiver	
54F/74F544 Octal Registered Transceiver (Inverting in Both Directions)	
54F/74F545 Octal Bidirectional Transceiver w/TRI-STATE Outputs 4	
54F/74F547 Octal Decoder/Demultiplexer w/Address Latches and Acknowledge	
54F/74F548 Octal Decoder/Demultiplexer w/Acknowledge	
54F/74F550 Octal Registered Transceiver w/Status Flags	
54F/74F551 Octal Registered Transceiver w/Status Flags	
54F/74F552 Octal Registered Transceiver w/Parity and Flags	
54F/74F563 Octal D-Type Latch w/TRI-STATE Outputs	
54F/74F564 Octal D-Type Flip-Flop w/TRI-STATE Outputs	
54F/74F568 4-Bit Bidirectional Decade Counter w/TRI-STATE Outputs	
54F/74F569 4-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	
54F/74F573 Octal D-Type Latch w/TRI-STATE Outputs	
54F/74F574 Octal D-Type Flip-Flop w/TRI-STATE Outputs	1-487
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	1-491
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	1-491 1-493
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	1-491 1-493
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	1-491 1-493 1-497
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	1-491 1-493 1-497 1-501
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4	4-491 4-493 4-497 4-501 4-505
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4	4-491 4-493 4-497 4-501 4-505 4-507
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F598 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4	4-491 4-493 4-497 4-501 4-505 4-507 4-509
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-511
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4	4-491 4-493 4-497 4-505 4-505 4-507 4-509 4-511 4-511 4-513
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4	4-491 4-493 4-497 4-505 4-505 4-507 4-509 4-511 4-511 4-513
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs 4	4-491 4-493 4-497 4-501 4-505 4-507 4-507 4-509 4-511 4-513 4-525 4-525
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F6451 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-511 4-513 4-525 4-525 4-532
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-511 4-513 4-525 4-525 4-532
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 4	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-532
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F655 Octal Bidirectional Transceiver w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 4 54F/74F657 Octal Bidirec	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-532 4-538
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F655 Octal Bidirectional Transceiver w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 4 54F/74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register (Common Serial I/O Pin) 4	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-538 4-538
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 4 54F/74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register (Common Serial I/O Pin) 4 54F/74F674 16-Bit Serial/Parallel-In, Serial-Out Shift Register (Common Serial I/O Pin) 4	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-532 4-538 4-548
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 4 54F/74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register (Common Serial I/O Pin) 4 54F/74F675A 16-Bit Serial-In, Serial-Out Shift Register (Common Serial I/O Pin) 4 54F/74F675A 16-Bit Serial-In, Serial-Out Shift Register (Co	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-532 4-532 4-538 4-548 4-548 4-548 4-550
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 5 54F/74F595 8-Bit Shift Register w/Output Latches 5 54F/74F597 8-Bit Shift Register 5 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 5 54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 5 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 5 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F653 ACtal Bidirectional Transceiver /Register w/TRI-STATE Outputs 5 54F/74F654 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F655 ACtal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F657 Actal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 5 <tr< td=""><td>4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-538 4-543 4-548 4-548 4-550 4-554</td></tr<>	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-538 4-543 4-548 4-548 4-550 4-554
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 5 54F/74F595 8-Bit Shift Register w/Output Latches 5 54F/74F597 8-Bit Shift Register 5 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 5 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 5 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F653 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F654 Octal Transceiver/Register w/TRI-STATE Outputs 5 54F/74F653 1- Cotal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 5 0utputs 5 5 54F/74F675A 16-Bit Serial-In, Serial-Out Shift Register (Common Serial I/O Pin) 5 54F/74F675A 16-Bit Serial-In, Serial-Out Shift Register	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-532 4-532 4-538 4-548 4-548 4-548 4-550 4-554 4-558
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Arithmetic Logic Unit 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F653 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F654 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F655 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 4 0utputs 4 54F/74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register (Common Serial I/O Pin) 4 54F/74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register 4 54F/74F675A 16-	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-532 4-532 4-538 4-543 4-548 4-548 4-550 4-554 4-558 4-558 4-558
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 0ctal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F653 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 54F/74F654 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F655 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 <t< td=""><td>4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-538 4-543 4-548 4-548 4-550 4-554 4-558 4-558 4-558 4-560 4-562</td></t<>	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-538 4-543 4-548 4-548 4-550 4-554 4-558 4-558 4-558 4-560 4-562
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 0ctal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F653 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F654 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F655 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE 4 54F/74F657 At 16-Bit Serial-In, Serial-Out Shift Register (Common Serial I/O Pin) 4 54F/74F675 At 16-Bit Serial-In, Serial-Out Shift Register (Common Serial I/O Pin) 4 54F/74F675 At 16-Bit Serial/Parallel-In, Serial-Out Shift Register <t< td=""><td>4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-532 4-538 4-543 4-548 4-550 4-554 4-558 4-558 4-558 4-560 4-562 4-564</td></t<>	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-532 4-538 4-543 4-548 4-550 4-554 4-558 4-558 4-558 4-560 4-562 4-564
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs 4 54F/74F582 4-Bit BCD Adder 4 54F/74F583 4-Bit BCD Adder 4 54F/74F588 0ctal Bidirectional Transceiver with IEEE-488 Termination Resistors and TRI-STATE 4 Inputs/Outputs 4 54F/74F595 8-Bit Shift Register w/Output Latches 4 54F/74F597 8-Bit Shift Register 4 54F/74F598 8-Bit Shift Register 4 54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs 4 54F/74F632 32-Bit Parallel Error Detection and Correction Circuit 4 54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F653 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 54F/74F654 Octal Transceiver/Register w/TRI-STATE Outputs 4 54F/74F655 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 54F/74F657 Octal Bidirectional Transceiver/Register w/TRI-STATE Outputs 4 <t< td=""><td>4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-532 4-538 4-543 4-548 4-548 4-550 4-554 4-558 4-558 4-558 4-560 4-562 4-564 4-566</td></t<>	4-491 4-493 4-497 4-501 4-505 4-507 4-509 4-511 4-513 4-525 4-525 4-532 4-532 4-538 4-543 4-548 4-548 4-550 4-554 4-558 4-558 4-558 4-560 4-562 4-564 4-566

Alpha-Numeric Index (Continued)

54F/74F823 9-Bit D-Type Flip-Flop	. 4-572
54F/74F825 8-Bit D-Type Flip-Flop	. 4-576
54F/74F827 10-Bit Buffer/Line Driver	
54F/74F828 10-Bit Buffer/Line Driver	. 4-580
54F/74F841 10-Bit Transparent Latch	. 4-585
54F/74F843 9-Bit Transparent Latch	. 4-589
54F/74F845 8-Bit Transparent Latch	. 4-593
54F/74F968 1 Megabit Dynamic RAM Controller	. 4-598
54F/74F978 Octal Flip-Flop w/Serial Scanner	. 4-610

National Semiconductor

FAST® Product Selection Guide

Gates

Function	Device	Inputs/ Gate	No. of Gates	Leads
NAND/NAND Buffer				
Quad 2-Input NAND	54F/74F00	2	4	14
Triple 3-Input NAND	54F/74F10	3	3	14
Dual 4-Input NAND Schmitt Trigger	54F/74F13	4	2	14
Dual 4-Input NAND	54F/74F20	4	2	14
8-input NAND	54F/74F30	8	1	14
Quad 2-Input Positive NAND Buffer	54F/74F37	2	4	14
Quad 2-Input NAND Buffer (OC)	54F/74F38	2	4	14
Dual 4-Input Positive NAND Buffer	54F/74F40	4	2	14
Quad 2-Input Positive NAND Schmitt Trigger	54F/74F132	2	4	14
AND				
Quad 2-Input AND	54F/74F08	2	4	14
Triple 3-Input AND	54F/74F11	3	3	14
OR/NOR/Exclusive-OR				
Quad 2-Input NOR	54F/74F02	2	4	14
Triple 3-Input NOR	54F/74F27	3	3	14
Quad 2-Input OR	54F/74F32	2	4	14
Quad 2-Input Exclusive-OR	54F/74F86	2	4	14
Invert/AND-OR-Invert				
Hex Inverter	54F/74F04	1	6	14
Hex Schmitt Trigger Inverter	54F/74F14	1	6	14
Dual AND-OR-Invert	54F/74F51	3/3/2/2		14
AND-OR-Invert	54F/74F64	4/2/3/2		14

Dual Edge Triggered Flip Flops

Function	Device	Clock Inputs	Direct Set	Direct Clear	Leads
Dual D Positive	54F/74F74	~	Yes	Yes	14
Dual JK Positive	54F/74F109		Yes	Yes	16
Dual JK Negative	54F/74F112		Yes	Yes	16
Dual JK	54F/74F113	~	Yes		14
Dual JK Negative (Common Clocks & Clears)	54F/74F114	~	Yes	Yes	14

Multiple Flip-Flops

Function	Device	Clock Inputs	Master Reset	Broadside Pinout	TRI-STATE® Outputs	Leads	
Hex D Flip-Flop	54F/74F174	~	Yes			16	
Quad D Flip-Flop	54F/74F175	<u>~</u>	Yes			16	
Octal D Flip-Flop	54F/74F273		Yes		1	20	
Octal D Flip-Flop	54F/74F374	<u>~</u>			Yes	20	
Octal D Flip-Flop w/Clock Enable	54F/74F377	<u>~</u>				20	
Parallel D Register w/Enable	54F/74F378	~				16	
Parallel D Register w/Enable	54F/74F379	<u>~</u>				16	
Octal D Flip-Flop	54F/74F534				Yes	20	
Octal D Flip-Flop	54F/74F564	<u>~</u>		Yes	Yes	20	
Octal D Flip-Flop	54F/74F574	<u>~</u>		Yes	Yes	20	
10-Bit D Flip-Flop	54F/74F821	~		Yes	Yes	24	
9-Bit D Flip-Flop	54F/74F823	<u>~</u>	Yes	Yes	Yes	24	
8-Bit D Flip-Flop	54F/74F825	<u>~</u>	Yes	Yes	Yes	24	
Octal Flip-Flop w/Serial Scanner	54F/74F978			Yes	Yes	24	

Registers

Function	Device	Clock Inputs	Leads
Parallel D Register w/Enable	54F/74F378	<u> </u>	16
Quad Parallel D Register w/Enable	54F/74F379		16
Quad 2-Port Register	54F/74F398	· ~	20
Quad 2-Port Register	54F/74F399		16
Serial Data Polynomial Generator/Checker	54F/74F402		16
Data Access Register	54F/74F407		24
Register Stack—16 x 4 RAM TRI-STATE Output Register	54F/74F410		18
Register/Counter/Comparator	54F/74F701		24
Dual Pipeline Register	29F524	<u>~</u>	28
Dual Pipeline Register	29F525	<u>~</u>	28

Latches

Function	Device	Enable Inputs	Broadside Pinout	Inverting	TRI-STATE Outputs	Leads
Dual 4-Bit Addressable Latch	54F/74F256	1(L)				16
8-Bit Addressable Latch	54F/74F259	1(L)				16
Octal Latch	54F/74F373	1(L) & 1(H)			Yes	20
Multimode Buffered 8-Bit Latch	54F/74F412				Yes	24
Multimode Buffered 8-Bit Latch	54F/74F432			Yes	Yes	24
Octal D Latch	54F/74F533	1(L) & 1(H)		Yes	Yes	20
Octal D Latch	54F/74F563	1(L) & 1(H)	Yes	Yes	Yes	20
Octal D Latch	54F/74F573	1(L) & 1(H)	Yes		Yes	20
10-Bit D Latch	54F/74F841	1(L) & 1(H)	Yes		Yes	24
9-Bit D Latch	54F/74F843	1(L) & 1(H)	Yes		Yes	24
8-Bit D Latch	54F/74F845	3(L) & 1(H)	Yes		Yes	24

Counters

Function	Device	Parailei Entry	Reset	Up/ Down	TRI-STATE Outputs	Leads
Presettable 4-Bit BCD Decade	54F/74F160A	S	A		i	16
Presettable 4-Bit Binary	54F/74F161A	s	A			16
Presettable 4-Bit BCD Decade	54F/74F162A	s	s			16
Presettable 4-Bit Binary	54F/74F163A	s	s			16
4-Bit BCD Decade	54F/74F168	s		Yes		16
4-Bit Binary	54F/74F169	S		Yes		16
4-Bit BCD Decade w/Preset & Ripple Clock	54F/74F190	A		Yes		16
4-Bit Binary w/Preset & Ripple Clock	54F/74F191	A				16
4-Bit BCD Decade w/Separate Up/Down Clocks	54F/74F192	A	A	Yes		16
4-Bit Binary w/Separate Up/Down Clocks	54F/74F193	A	A	Yes		16
8-Bit Binary	54F/74F269	S		Yes		24
16-Stage Programmable	54F/74F525		A			28
4-Bit BCD Decade	54F/74F568	S	S/A	Yes	Yes	20
4-Bit Binary	54F/74F569	S	S/A	Yes	Yes	20
8-Bit Binary	54F/74F579	S	s	Yes	Yes	20
Register/Counter/Comparator	54F/74F701	S		Yes	Yes	24
8-Bit Binary	54F/74F779	s		Yes	Yes	16

S = Synchronous

A = Asynchronous

Shift Registers

Function	Device	No. of Bits	Serial Inputs	Parallel Inputs	TRI-STATE Outputs	Leads
Shift Right, Serial-In, Parallel-Out	54F/74F164	8	2			14
Bidirectional, Universal	54F/74F194	4	2	Yes		16
Universal Octal Shift/Storage w/Common I/O Pins	54F/74F299	8	2	Yes	Yes	20
Octal Serial/Parallel w/Sign Extend	54F/74F322	8	2	Yes	Yes	20
Universal Octal Shift/Storage w/Synch. Reset	54F/74F323	8	2	Yes	Yes	20
4-Bit Cascadable	54F/74F395	4	1	Yes	Yes	16
Octal w/Output Latches	54F/74F595	8	1		Yes	16
Octal w/Input Latches	54F/74F597	8	1	Yes		16
Octal w/input Latches	54F/74F598	8	1	Yes	Yes	20
Serial-In, Serial/Parallel-Out (Common I/O Pin)	54F/74F673A	16	1		Yes	24
Serial/Parallel-In, Serial-Out	54F/74F674	16	1	Yes	Yes	24
Serial-In, Serial/Parallel-Out	54F/74F675A	16	1			24
Serial/Parallel-In, Serial-Out	54F/74F676	16	1	Yes		24

Buffers/Line Drivers

Function	Device	No. of Bits	Inverting	NonInverting	Broadside Pinout	Leads	
Quad Buffer (TRI-STATE)	54F/74F125	4		Yes		14	
Octal Buffer/Line Driver (TRI-STATE)	54F/74F240	8	Yes			20	
Octal Buffer/Line Driver (TRI-STATE)	54F/74F241	8		Yes		20	
Octal Buffer/Line Driver (TRI-STATE)	54F/74F244	8	1	Yes		20	
Hex Buffer/Driver (TRI-STATE)	54F/74F365	6		Yes		16	
Hex Inverter/Buffer (TRI-STATE)	54F/74F366	6	Yes			16	
Hex Inverter/Buffer (TRI-STATE)	54F/74F368	6	Yes			16	
Octal Buffer/Line Driver (TRI-STATE)	54F/74F540	8	Yes		Yes	20	
Octal Buffer/Line Driver (TRI-STATE)	54F/74F541	8		Yes	Yes	20	
10-Bit Buffer/Line Driver	54F/74F827	10		Yes	Yes	24	
10-Bit Buffer/Line Driver	54F/74F828	10	Yes		Yes	24	

Transceivers/Registered Transceivers

Function	Device	Registered	Enable Inputs	Features	Leads
Quad Bus Transceiver	54F/74F242		1(L) & 1(H)		14
Quad Bus Transceiver	54F/74F243		1(L) & 1(H)		14
Octal Bidirectional Transceiver	54F/74F245		1(L)	TRI-STATE Inputs	20
Octal Registered Transceiver	54F/74F543	Yes	6(L)	-	24
Octal Registered Transceiver	54F/74F544	Yes	6(L)	Inverting in Both Directions	24
Octal Bidirectional Transceiver	54F/74F545		1(L)	TRI-STATE Inputs	20
Octal Registered Transceiver	54F/74F550	Yes	4(L)	Status Flags	28
Octal Registered Transceiver	54F/74F551	Yes	4(L)	Status Flags, Inverting	28
Octal Registered Transceiver	54F/74F552	Yes	2(L)	Parity & Flag	28
Octal Bidirectional Transceiver	54F/74F588		1(L)	GPIB Compatible	20
Octal Bus Transceiver	54F/74F620		2(H)	Inverting	20
Octal Bus Transceiver	54F/74F623		2(H)		20
Octal Bus Transceiver	54F/74F646	Yes	1(L) & 1(H)		24
Octal Bus Transceiver	54F/74F648	Yes	1(L) & 1(H)	Inverting	24
Octal Bus Transceiver	54F/74F651	Yes	1(L) & 1(H)	Inverting/Noninverting	24
Octal Bus Transceiver	54F/74F652	Yes	1(L) & 1(H)	Inverting (O.C.)	24
Octal Bidirectional Transceiver	54F/74F657		1(L) & 1(H)	8-Bit Pairty Gen./Checker	24
Read-Back Transceiver	54F/74F702		4(L)	Bidirectional Control	24
Octal Registered Transceiver	29F52	Yes	4(L)		24
Octal Registered Transceiver	29F53	Yes	4(L)	Inverting	24

Function	Device	Enable Inputs	True Output	Complement Output	Leads
8-Input	54F/74F151A	1(L)	Yes	Yes	16
Dual 4-Input	54F/74F153	2(L)	Yes		16
Quad 2-Input	54F/74F157A	1(L)	Yes		16
Quad 2-Input (Inverting)	54F/74F158A	1(L)		Yes	16
8-Input (TRI-STATE)	54F/74F251A	1(L)	Yes	Yes	16
Dual 4-Input (TRI-STATE)	54F/74F253	2(L)	Yes		16
Quad 2-Input (TRI-STATE)	54F/74F257A	1(L)	Yes		16
Quad 2-Input (TRI-STATE, Inverting)	54F/74F258A	1(L)		Yes	16
Quad 2-Input w/Storage	54F/74F298		Yes		16
4-Input w/Shift (TRI-STATE)	54F/74F350	1(L)	Yes		16
Dual 4-Input	54F/74F352	2(L)		Yes	16
Dual 4-Input (TRI-STATE)	54F/74F353	2(L)		Yes	16
Quad 2-Port Register	54F/74F398	, .	Yes	Yes	20
Quad 2-Port Register	54F/74F399		Yes		16

Decoders/Demultiplexers

Device	Address Inputs	Enable	Output Enable	Outputs	Leads
54F/74F138	3	2(L) & 1(H)		8(L)	16
54F/74F139	2&2	1(L) & 1 (L)		4(L) & 4(L)	16
54F/74F537	4	1(L) & 1(H)	1(L)	10(H)	20
54F/74F538	3	2(L) & 2(H)	2(L)	8(H)	20
54F/74539	2&2	1(L) & 1(L)	1(L) & 1(L)	4(H) & 4(H)	20
54F/74F547	3	1(L) & 2(H)		8(L)	20
54F/74F548	3	2(L) & 2(H)		8(L)	20
	54F/74F138 54F/74F139 54F/74F537 54F/74F538 54F/74F539 54F/74F547	Device Inputs 54F/74F138 3 54F/74F139 2 & 2 54F/74F537 4 54F/74F538 3 54F/74F539 2 & 2 54F/74F537 3	Device Inputs Enable 54F/74F138 3 2(L) & 1(H) 54F/74F139 2 & 2 1(L) & 1 (L) 54F/74F537 4 1(L) & 1(H) 54F/74F538 3 2(L) & 2(H) 54F/74F539 2 & 2 1(L) & 2(H) 54F/74F539 2 & 2 1(L) & 1(L) 54F/74F547 3 1(L) & 2(H)	Device Inputs Enable Enable 54F/74F138 3 2(L) & 1(H) 54F/74F139 54F/74F139 2 & 2 1(L) & 1 (L) 54F/74F537 54F/74F537 4 1(L) & 1(H) 1(L) 54F/74F538 3 2(L) & 2(H) 2(L) 54F/74F539 2 & 2 1(L) & 1(L) 1(L) & 1(L) 54F/74F547 3 1(L) & 2(H) 1(L) & 1(L)	Device Inputs Enable Enable Outputs 54F/74F138 3 2(L) & 1(H) 8(L) 54F/74F139 2 & 2 1(L) & 1 (L) 4(L) & 4(L) 54F/74F537 4 1(L) & 1 (H) 10(H) 54F/74F538 3 2(L) & 2(H) 2(L) 8(H) 54F/74F539 2 & 2 1(L) & 1(L) 10(H) 8(H) 54F/74F539 2 & 2 1(L) & 1(L) 1(L) & 4(H) & 4(H) 54F/74F547 3 1(L) & 2(H) 8(L)

Adders/Subtractors

Function	Device	Master Reset	Carry Lookahead	Leads
Binary Full Adder w/Fast Carry Quad Serial Adder/Subtractor 4-Bit BCD Adder	54F/74F283 54F/74F385 54F/74F583	Yes	Yes	16 20 16
8-Bit Serial/Parallel Multiplexer w/Adder Subtractor	54F/74F583 54F/74F784		Yes	20

Comparators

· · · · · · · · · · · · · · · · · · ·			
Function	Device	Features	Leads
8-Bit Identity Comparator	54F/74F521	Expandable	20
8-Bit Comparator	54F/74F524	Expandable, Registered	20
Register/Counter/Comparator	54F/74F701	Expandable	24

Divider

Function	Device	Features	Leads
16-Stage Programmable Counter/Divider	54F/74F525	Crystal Oscillator	28

ALUs

Function	Device	No. of Bits	Arithmetic Functions	Logic Functions	Features	Leads
Arithmetic Logic Unit	54F/74F181	4	16	16	Carry Generate/ Propagate Outputs	24
Arithmetic Logic Unit	54F/74F381	4	3	з.	Carry Generate/ Propagate Outputs	20
Arithmetic Logic Unit	54F/74F382	4	3	3	Ripple Carry Expansion	20
BCD Adder/Subtractor	54F/74F582	4	· 2		Lookahead & Ripple	24
					Carry Expansion	

ALU Support

Function	Device	No. of Bits	Features	Leads
Carry Lookahead Generator	54F/74F182	4	Carry Lookahead Generator for 4 ALUs	16
4-Bit Shifter (Specialized Multiplexer)	54F/74F350	4	Expandable Shifter	16
ALU/Function Generator	54F/74F881	4&4		24

FIFOs

Function	Device	Input	Output	Leads
16 x 4 FIFO Buffer Memory	54F/74F403	Serial/Parallel	Serial/Parallel	24
FIFO RAM Controller	54F/74F411			20
64 x 4 FIFO Buffer Memory	54F/74F413	Parallel	Serial/Parallel	16
64 x 4 FIFO Buffer Memory	54F/74F433	Serial/Parallel	Serial/Parallel	24

Memories

Function	Device	TRI-STATE Outputs	Leads
16 x 4 RAM	54F/74F189	Yes	16
16 x 4 RAM	54F/74F219	Yes	16
16 x 4 FIFO Buffer Memory	54F/74F403	Yes	24
64 x 4 FIFO Buffer Memory	54F/74F413		16
64 x 4 FIFO Buffer Memory	54F/74F433	Yes	24

Memory Support

Function	Device	Features	Leads
Data Access Register	54F/74F407	TRI-STATE Outputs	24
Register Stack—16 x 4 RAM	54F/74F410	TRI-STATE Output Register	18
FIFO RAM Controller	54F/74F411		40
Parallel Check Bit/Syndrome Bit Generator	54F/74F420	TRI-STATE Outputs	48
32-Bit Error Detection & Correction	54F/74F632	Latched, TRI-STATE Outputs	52
1 Megabit Dynamic RAM Controller	54F/74F968	TRI-STATE Outputs	52
Dynamic RAM Controller	29F68	TRI-STATE Outputs	48

Cyclic Redundancy Checker-Generator

Function	Device	Polynomiai Length	Expandable	Leads
Cyclic Redundancy Check Generator/Checker	54F/74F401	16	Yes	14
Serial Data Polynomial Generator/Checker	54F/74F402	64		16

Parity Generator/Checker

Function	Device	Features	Leads
Parity Generator/Checker	54F/74F280	Odd/Even Outputs, 9-Bits In	14
Parallel Check Bit/Syndrome Bit Generator	54F/74F420		48

Error Detection and Correction

Function	Device	Leads	
32-Bit Error Detection and Correction	54F/74F632	52	

Microprocessor Support

Function	Device	Leads
8-Line to 3-Line Priority Encoder	54F/74F148	16

TTL to ECL Translators

Function	Device	Complementary	Latched	Features
Hex TTL-ECL Translator	F100124	Yes		Enable Input
Hex ECL-TTL Translator	F100125	Yes		Common Mode Rejection = +1V
Octal ECL-TTL Transceiver	F100128		Yes	ECL Output Cut-Off State

For further information on TTL to ECL translators, refer to the F100k databook.



Section 1 Circuit Characteristics



Section 1 Contents

Fast Technology	1-3
Fast Circuitry	1-4
Output Characteristics	
Input Characteristics	1-8
TRI-STATE Outputs	
Glossary	1-10
AC Switching Parameters.	1-10
Logic Symbols & Terminology	1-11



Circuit Characteristics


FAST® Technology


FAST (Fairchild Advanced Schottky TTL) circuits are made with the advanced Isoplanar II process, which produces transistors with very high, well-controlled switching speeds, extremely small parasitic capacitances and f_T in excess of 5 GHz. Isoplanar is an established National process, used for years in the manufacture of bipolar memories, CMOS, subnanosecond ECL and I³LTM (Isoplanar Integrated Injection Logic) LSI devices.

In the isoplanar process, components are isolated by a selectively grown thick oxide rather than the p⁺ isolation region used in the planar process. Since this oxide needs no separation from the base-collector regions, component and chip sizes are substantially reduced. The base and emitter ends terminate in the oxide wall; masks can thus overlap the device area into the isolation oxide. This overlap feature eliminates the extremely close tolerances normally required for base and emitter masking, and the standard photolithograhic processes can be used.

Figure 1-1 shows the relative size of phase splitter transistors (Q2 in Figure 1-3) used in Schottky, Low Power Schottky and FAST circuits. The LS-TTL transistor is smaller than that of S-TTL because of process refinements, shallower diffusions and smaller operating currents. The relative size of the FAST and FAST LSI transistors illustrate the reduction afforded by the Isoplanar process. This in turn reduces junction capacitances, while the use of oxide isolation reduces sidewall capacitance. The end result of these reductions is an increase in frequency response by a factor of three or more. *Figure 1-2* shows the frequency response of two sizes of transistors made with the Isoplanar II process. Because they have modest, well-defined loads and thus can use smaller, faster transistors, internal gates of MSI devices are faster than SSI gates such as the 'F00 or 'F02. SSI gates, on the other hand, are designed to have high output drive capability and thus use larger transistors.

As is the case with other modern LSI processes, the shallower diffusions and thinner oxides make FAST devices more susceptible to damage from electrostatic discharge than are devices of earlier TTL families. Users should take the usual precautions when handling FAST devices: avoid placing them on non-conductive plastic surfaces or in plastic bags, make sure test equipment and jigs are grounded, individuals should be grounded before handling the devices, etc.








FAST Circuitry

The 2-input NAND gate, shown in *Figure 1-3*, has three stages of gain (Q1, Q2, Q3) instead of two stages as in other TTL families. This raises the input threshold voltage and increases the output drive. The higher threshold makes it possible to use pn diodes for the input AND function (D1 and D2) and still achieve an input threshold of 1.5V.


The capacitance of these diodes is comparatively low, which results in improved AC noise immunity. The effect of the threshold adjustment can be seen in the voltage transfer characteristics of *Figures 1-4*, *1-5* and *1-6*. At 25°C (*Figure 1-5*) the FAST circuit threshold is nearly centered between the 0.8V and 2.0V limits specified for TTL circuits. This gives a better balance between the HIGH- and LOW-state noise margins The + 125°C characteristics (*Figure 1-6*) show that the FAST circuit threshold is comfortably above the 0.8V specification, more so than in S-TTL or LS-TTL circuits. At -55°C, the FAST circuit threshold is still well below the 2.0V specification, as shown in *Figure 1-4*.

FAST circuits contain several speed-up diodes to help discharge internal capacitances. Referring again to Figure 1-3, when a HIGH-to-LOW transition occurs at the D1 input, for example, Schottky diode D3 acts as a low-resistance path to discharge the several parasitic capacitances connected to the base of Q2. This effect only comes into play, however, as the input signal falls below about 1.2V; D3 does not act as an entry path for negative spikes superimposed on a HIGH input level. When Q2 turns ON and its collector voltage falls, D7 provides a discharge path for capacitance at the base of Q6. Whereas D3, D4 and D7 enhance switching speed by helping to discharge internal nodes, D8 contributes to the ability of a FAST circuit to rapidly discharge load capacitance. Part of the charge stored in load capacitance passes through D8 and Q2 to increase the base current of Q3 and increase Q3's current sinking capability during the HIGH-to-LOW output voltage transition.



FAST Circuitry (Continued)

In addition to the 2K-Q4-3K squaring network, which is standard for Schottky-clamped TTL circuits, FAST circuits contain a network D9-D10-D11-Q7 whose purpose is to provide a momentary low impedance at the base of Q3 during an output LOW-to-HIGH transition. The rising voltage at the emitter of Q5 causes displacement current to flow through varactor diode D9 and momentarily turn ON Q7, which in turn pulls down the base of Q3 and absorbs the displacement current that flows through the collector-base capacitance (not shown) of Q3 when the output voltage rises. Without the D9–Q7 network, the displacement current through the collector-base capacitance is base current through the collector-base capacitance acts as base current through to prolong the turn-off of Q3 and allow current to flow from Q6 to ground through Q3.




TL/F/9592-4



The collector-base capacitance of Q3, although small, is effectively multiplied by the voltage gain of Q3. This phenomenon, first identified many years ago with vacuum tube triodes, is called the Miller effect. Thus the D9–Q7 network is familiarly called the 'Miller Killer' circuit and its use improves the output rise time and minimizes power consumption during repetitive switching at high frequencies. Diode D10 completes the discharge path for D9 through D7 when Q2 turns on. D11 limits how low Q7 pulls down the base of Q3 to a level adequate for the intended purpose, without sacrificing turn-on speed when a circuit is cycled rapidly.

Also shown in *Figure 1-3* is a clamp diode, D12, at the output. This diode limits negative voltage excursions due to parasitic coupling in signal lines or transmission line effects. The Schottky clamping diodes built into the transitors prevent saturation, thereby eliminating storage time as a factor in switching speed. Similarly, the speed-up diodes tend to minimize the impact of other variables on switching speed of FAST circuits with variations in supply voltage and ambient temperature (*Figures 1-7* and *1-8*). Propagation delay is specified not only under nominal supply voltage and temperature conditions, but also over the recommended operating range of V_{CC} and T_A for both military and commercial grade devices.




TL/F/9592-5

FIGURE 1-5. Transfer Functions at Room Temperature

The internal switching speed of a logic circuit is only one aspect of the circuit's suitability for high-speed operations at the system or subsystem level; the other aspect is the ability of the circuit to drive load capacitance. FAST circuit outputs are structured to sink at least 20 mA in the LOW state, the same as S-TTL. This capability plus the effect of the aforementioned feedback through D8 assures that the circuit can rapidly discharge capacitance. During a LOW-to-HIGH transition, the pull-up current is limited by the 45 Ω resistor, versus 55 Ω for S-TTL. Therefore, FAST circuits are inherently more capable than S-TTL of charging load capacitance.

Figure 1-9 shows the effects of load capacitance on propagation delays of FAST, S-TTL and LS-TTL NAND gates. The curves show that FAST gates are not only faster than those of earlier families, but also are less affected by capacitance and exhibit less skew between the LOW-to-HIGH and HIGH-to-LOW delays. These improved characteristics offered by FAST circuits make it easier to predict system performance early in the design phase, before loading details are precisely known. The curves show that the skew between HIGH-to-LOW and LOW-to-HIGH delays for the FAST gate is only about 0.5 ns over a broad range of load capacitance, whereas the skew for the S-TTL gate is 1 ns or greater, depending on loading.




TL/F/9592-6

FIGURE 1-6. Transfer Functions at High Temperature




FAST Circuitry (Continued) PLH+ tPHL - PROPAGATION DELAY - ns = 50 pF 10 = + 25°C tor 8 P. SCHOTTKY 6 SCHOTTKY 4 FAS 2 0 45 5.0 5.5 V_{CC} - SUPPLY VOLTAGE - V TL/F/9592-7












Output Characteristics

Figure 1-10 shows the current-voltage characteristics of a FAST gate with the pull-down transistor Q3 turned ON. These curves illustrate instantaneous conditions in discharging load capacitance during an output HIGH-to-LOW transmission. When the output voltage is at about 3.5V, for example, the circuit can absorb charge from the load capacitance at a 500 mA rate at +25°C. From this level the rate decreases steadily down to about 100 mA at 1.5V. In this region from 3.5V to 1.5V, part of the charge from the load capacitance is fed back through D8 (Figure 1-3) and Q2 to provide extra base current for Q3, boosting its current sinking capability and thus reducing the fall time. Below the 1.5V level, Q3 continues to discharge the load capacitance, but without extra base current from D8. At about 0.5V, the integral Schottky clamp diode from base to collector of Q3 starts conducting and prevents Q3 from going into deep saturation.









FIGURE 1-11. Output LOW Characteristics— 'F00


Output Characteristics (Continued)

On a greatly expanded scale, the output LOW characteristics of a gate are shown in *Figure 1-11*. With no load, the output voltage is about 0.1V, increasing with current on a slope of about 7.5 Ω . When the load current increases beyond the current-sinking capability of Q3, the output voltage rises steeply. It can be seen that the worst-case specification of 0.5V max at 20 mA load is easily met. Similar characteristics for a buffer shown in *Figure 1-12*, over a broader current range. The curves are well below the output LOW voltage specification of 0.55V max at 48 mA over the military temperature range or 64 mA over the commercial temperature range.



TL/F/9592-12







The output HIGH characteristics of a FAST gate are shown in *Figure 1-13*. At low values of output current the voltage is approximately 3.5V. This value is just the supply voltage minus the combined base-emitter voltages of the Darlington pull-up transistors Q5 and Q6 (*Figure 1-3*). For load currents above 16 mA or 18 mA, the voltage drop across the 45 Ω Darlington collector resistor becomes appreciable and the Darlington saturates. For greater load currents the output voltage decreases with a slope of about 50 Ω , which is largely due to the 45 Ω resistor. The value of current where a characteristic intersects the horizontal axis is the short-

circuit output current I_{OS} . This is guaranteed to be at least 60 mA for a FAST gate, compared to 40 mA for S-TTL. This parameter is an important indicator of the ability of an output to charge load capacitance. Thus the FAST specifications insure that an output can charge load capacitance faster, or force a higher LOW-to-HIGH voltage step into the dynamic impedance of a long interconnection.

The output HIGH characteristics of a buffer are shown in *Figure 1-14*. These are similar in shape to *Figure 1-13* but at higher levels of current. The output HIGH voltage of a buffer is guaranteed at two different levels of load current. With a 3 mA load, V_{OH} is guaranteed to be at least 2.4V for both military and commercial devices. V_{OH} is also guaranteed to be at least 2.0V with a 12 mA load for military or 15 mA load for commercial devices. In addition, the short-circuit output current of a buffer is guaranteed to be at least 100 mA.

When an output is driving a long interconnection, the initial LOW-to-HIGH transition is somewhat less than the final, guiescent HIGH level because of the loading effect of the line impedance. The full HIGH voltage level is only reached after the reflection from the far end of the line returns to the driver. The initial LOW-to-HIGH voltage step that an output can force into a line is determined by drawing a load line on the graph containing the output HIGH characteristic and noting the voltage value where the load line intersects the characteristic. For example, if a FAST gate is driving a 100Ω line, a straight line from the lower left origin up to the point 5V, 50 mA intersects the -55°C characteristic curve at about 2.8V. This indicates that the gate output voltage will rise to 2.8V initially, and the 2.8V signal, accompanied by 28 mA of current, will travel to the end of the line. If not terminated, the 28 mA is forced to return to the driver, whereupon it unloads the driver and the output voltage rises to the maximum value. Similarly, a 50 load line drawn on the buffer characteristic shows an intercept voltage of 2.5V. In both cases, the initial voltage step is great enough to pass through the switching region of any inputs that might be located near the driver end of the lline, and thus would not exhibit any exaggerated propagation delay due to the loading effect of the line impedance on the driver output. Thus the FAST output characteristics insure better system performance under adverse loading conditions.




FIGURE 1-14. Output HIGH Characteristics—'F244

Input Characteristics

The input of a FAST circuit represents a small capacitance, typically 4 pF to 5 pF, in parallel with an I-V characteristic that exhibits different slopes over different ranges of input voltage. Figure 1-15 shows the input characteristic of a FAST gate at three temperatures. In the upper right, the flat horizontal portion is the VIH-IIH characteristic. In this region, all of the current from the 10 kΩ input resistor (Figure 1-3) is flowing into the base of Q1 and the only current flowing in the input diode is the leakage current IIH. When the input voltage decreases to about 1.7V (+25°C), current starts to flow out of the input diode and the curve shows a knee. At this point some of the current from the 10 kn resistor is diverted from the base of Q1. When the input voltage declines to about 1.4V the curve shows another knee; at this point, substantially all of the current from the 10 kΩ resistor flows out of the input diode. The portion of the curve between 1.4V and 1.7V input voltage is the active region, essentially corresponding to the FAST transfer function in Figure 1-5.




FIGURE 1-15. Input Characteristics— 'F00

Below 1.4V input, the characteristic has the slope of the 10 k Ω input resistor. When the input voltage declines to about -0.3V, the Schottky clamping diode starts conducting and the current increases rapidly as the input voltage decreases further.

The input characteristics of a buffer, shown in *Figure 1-16*, differ from those of a gate in two respects. One is the location of the transition region along the horizontal axis. A buffer input has a hysteresis characteristic about 400 mV wide, such that the transition region shifts left or right accordingly as the input voltage transition is HIGH-to-LOW or LOW-to-HIGH, respectively. The curves in *Figure 1-16* apply to the HIGH-to-LOW input voltage transition. The other difference between buffer and gate characteristics is the slope of the characteristic follows this value, rather than the 10 k Ω slope of a gate input.




FIGURE 1-16. Input Characteristics— 'F244

The characteristics of an input Schottky clamp diode are shown in *Figure 1-17*, for much larger values of current than those of *Figures 1-15* and *1-16*. The purpose of the clamp diode is to limit undershoot at the end of a line following a HIGH-to-LOW signal transition. For example, an output signal change from ± 3.5 V to ± 0.5 V into a 100 Ω line propagates to the end of the line, accompanied by a 30 mA current change. If the line is terminated in a high impedance the 3V signal change doubles, driving the terminal voltage down to -2.5V. With the clamp diode, however, the negative excursion would be limited to about -0.7V. The same HIGH-to-LOW signal change on a 50Ω line would be larged at about -1.0V. *Figure 1-18* shows the typical breakdown characteristics for a FAST input.




FIGURE 1-18. Input Characteristics— 'F00 or 'F244

Circuit Characteristics

TRI-STATE® Outputs

A partial schematic of a circuit having a TRI-STATE output is shown in *Figure 1-19*. When the internal Output Enable (OE) signal is HIGH, the circuit operates in the normal fashion to provide HIGH or LOW output drive characteristics. When OE is LOW, however, the bases of Q1, Q2 and Q5 are pulled down. In this condition the output is a high impedance. In this High Z condition, the output leakage is guaranteed not to exceed 50 μ A. In the case of a transceiver, each data pin is an input as well as an output and the leakage specification is increased to 70 μ A. In the High Z state, output capacitance averages about 5 pF for a 20 mA output and about 12 pF for a 64 mA output.




FIGURE 1-19. Typical TRI-STATE Input Control

1

Glossary

Currents—Positive current is defined as conventional current flow into a device. Negative current is defined as conventional current flow out of a device. All current limits are specified as absolute values.

Icc Supply Current—The current flowing into the V_{CC} supply terminal of a circuit with the specified input conditions and the outputs open. When not specified, input conditions are chosen to guarantee worst-case operation.

I_{IH} Input HIGH Current—The current flowing into an input when a specified HIGH voltage is applied.

IIL Input LOW Current—The current flowing out of an input when a specified LOW voltage is applied.

 I_{OH} Output HIGH Current—The current flowing out of the output when it is in the HIGH state. For a turned-off opencollector output with a specified HIGH output voltage applied, the I_{OH} is the leakage current.

IoL Output LOW Current—The current flowing into an output when it is in the LOW state.

IOS Output Short Circuit Current—The current flowing out of a HIGH-state output when that output is short circuited to ground (or other specified potential).

IozH Output OFF Current HIGH—The current flowing into a disabled TRI-STATE output with a specified HIGH output voltage applied.

IozL Output OFF Current LOW—The current flowing out of a disabled TRI-STATE output with a specified LOW output voltage applied.

Voltages—All voltages are referenced to the ground pin. Negative voltage limits are specified as absolute values (i.e., -10.0V is greater than -1.0V).

V_{CC} Supply Voltage—The range of power supply voltage over which the device is guaranteed to operate within the specified limits.

 V_{CD} (Max) Input Clamp Diode Voltage—The most negative voltage at an input when a specified current is forced out of that input terminal. This parameter guarantees the integrity of the input diode, intended to clamp negative ringing at the input terminal.

VIH Input HIGH Voltage—The range of input voltages that represents a logic HIGH in the system.

VIH (MIn) Minimum Input HIGH Voltage—The minimum allowed input HIGH in a logic system. This value represents the guaranteed input HIGH threshold for the device.

VIL Input LOW Voltage—The range of input voltages that represent a logic LOW in the system

VIL (Max) Maximum Input LOW Voltage—The maximum allowed input LOW in a system. This value represents the guaranteed input LOW threshold for the device.

 V_{OH} (Min) Output HIGH Voltage—The minimum voltage at an output terminal for the specified output current I_{OH} and at the minimum value of V_{CC}.

 V_{OL} (Max) Output LOW Voltage—The maximum voltage at an output terminal sinking the maximum specified load current $I_{OL}.$

VT+ Positive-Going Threshold Voltage—The input voltage of a variable threshold device (i.e., Schmitt Trigger) that is interpreted as a V_{IH} as the input transition rises from below VT- (Min).

 $\label{eq:VT-Negative-Going Threshold Voltage} The input voltage of a variable threshold device (i.e., Schmitt Trigger) that is interpreted as a V_{IL} as the input transition falls from above VT+ (Max).$

AC Switching Parameters

 f_{t} Maximum Transistor Operating Frequency—The frequency at which the gain of the transistor has dropped by three decibels.

 f_{max} Toggle Frequency/Operating Frequency—The maximum rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.

tpLH Propagation Delay Time—The time between the specified reference points, normally 1.5V on the input and output voltage waveforms, with the output changing from the defined LOW level to the defined HIGH level.

tpHL Propagation Delay Time—The time between the specified reference points, normally 1.5V on the input and output voltage waveforms, with the output changing from the defined HIGH level to the defined LOW level.

 t_w Pulse Width—The time between 1.5V amplitude points on the leading and trailing edges of a pulse.

th Hold Time—The interval immediately following the active transition of the timing pulse (usually the clock pulse) of following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the correct logic level may be released prior to the active transition of the timing pulse and still be recognized.

t_s Setup Time—The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative setup time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

t_{PHZ} Output Disable Time (of a TRI-STATE Output) from HIGH Level—The time between the 1.5V level on the input and a voltage 0.3V below the steady state output HIGH level with the TRI-STATE output changing from the defined HIGH level to a high impedance (OFF) state.

 $\label{eq:tplz} \begin{array}{l} \textbf{Disable Time (of a TRI-STATE Output) from} \\ \textbf{LOW Level} \\ \textbf{-} The time between the 1.5V level on the input and a voltage 0.3V above the steady state output LOW level with the TRI-STATE output changing from the defined LOW level to a high impedance (OFF) state. \end{array}$

tp2H Output Enable Time (of a TRI-STATE Output) to a HIGH Level—The time between the 1.5V levels of the input and output voltage waveforms with the TRI-STATE output changing from a high impedance (OFF) state to a HIGH level.

tpzL Output Enable Time (of a TRI-STATE Output) to a LOW Level—The time between the 1.5V levels of the input and output voltage waveforms with the TRI-STATE output changing from a high impedance (OFF) state to a LOW level.

 t_{rec} Recovery Time—The time between the 1.5V level on the trailing edge of an asynchronous input control pulse and the same level on a synchronous input (clock) pulse such that the device will respond to the synchronous input.

Logic Symbols and Terminology

The definitions of LOW and HIGH logic levels are: LOW- a voltage defined by V_{IL}; HIGH- a voltage defined by V_{IH}. A LOW condition represents logic '0'; a HIGH condition, logic '1'.

The logic symbols used to represent the FAST devices follow MIL-STD-806B for logic symbols. Elements are represented by rectangular blocks with appropriate external AND/OR gates when necessary. A small circle at an external input means that the specific input is active-LOW; (it produces the desired function, in conjunction with other inputs, if its voltage is the lower of the two logic levels in the system). A circle at the output indicates that when the function designated is true, the output is LOW. Generally, inputs are at the top and left and outputs appear at the bottom and right of the logic symbol. An exception is the asynchronous Master Reset in some sequential circuits which is always at the left hand bottom corner.

Inputs and outputs are labeled with mnemonic letters as illustrated in Table 1-1. Note that an active LOW function labeled outside of the logic symbol is given a bar over the label, while the same function inside the symbol is labeled without the bar. When several inputs or outputs use the same letter, subscript numbers starting with zero are used in an order natural for device operation.






TABLE 1-1



Circuit Characteristics

Logic Symbols and Terminology (Continued)

Circuit Characteristics



This nomenclature is used throughout this book and may differ from nomenclature used on other data books, where outputs use alphabetic subscripts or use number sequences starting with one.

Handling Precautions for Semiconductor Components

The following standard handling precautions should be observed for oxide isolation, shallow junction processed parts, such as FAST or 100k ECL:

- All National devices are shipped in conducting foam or antistatic tubes. When they are removed for inspection or assembly, proper precautions should be used.
- National devices, after removal from their shipping material, should be placed leads down on a grounded surface. Under no circumstances should they be placed in polystyrene foam or non-conducting plastic trays used for shipment and handling of conventional ICs.
- 3. Individuals and tools should be grounded before coming in contact with these devices.
- 4. Do not insert or remove devices in sockets with power applied. Ensure that power supply transients, such as occur during power turn-on or off, do not exceed maximum ratings.
- After assembly on PC boards, ensure that static discharge cannot occur during handling, storage or maintenance. Boards may be stored with their connectors surrounded with conductive foam.



Section 2 Ratings, Specifications and Waveforms



Section 2 Contents

Unit Loads	2-3
AC Loading and Waveforms	2-4
Absolute Maximum Ratings	2-6
	2-6
Family DC Electrical Characteristics	2-6

National Semiconductor

Ratings, Specifications and Waveforms

For convenience in system design, the input loading and fan-out characteristics of each circuit are specified in terms of unit loads.

One unit load in the HIGH state is defined as 20 μ A; thus both the input HIGH leakage current, I_{IH}, and the output HIGH current-sourcing capability, I_{OH}, are normalized to 20 μ A. The specified I_{IH} for a typical FAST® single load input is 20 μ A or 1.0 U.L. The I_{OH} rating for a FAST output depends upon whether the device has a standard or TRI-STATE® output or if the device is a buffer/line driver. The I_{OH} rating for a standard FAST device is 1.0 mA or 50 U.L., while TRI-STATE is 3.0 mA or 150 U.L. and line driver/ buffers specify I_{OH} of 12.0 mA or 600 U.L.

Similarly, one unit load in the LOW state is defined as 0.6 mA and both the input LOW current, I_{IL}, and the output LOW current-sinking capability, I_{OL}, are normalized to 0.6 mA. The specified maximum I_{IL} for a typical FAST single load input is 0.6 mA or 1.0 U.L. However, the I_{OL} rating differs among standard, TRI-STATE and buffer/line driver outputs. The I_{OL} rating for a standard output is 20 mA or 33.3 U.L. FAST devices with TRI-STATE outputs specify I_{OL} at 24 mA or 40 U.L. for commercial temperature range and 20 mA or 33.3 U.L. for military temperature range. The I_{OH} rating for a FAST buffer/line driver output is 64 mA or 80 U.L. over the military temperature range.

On the data sheets the input and output load factors are listed in the Input Loading/Fan-Out table. The tables from

the 54F/74F373 Transparent Latch and the 29F52 Registered Transceiver are reproduced below.

In the second column from the right, the 54F/74F373 input HIGH/LOW load factors are 1.0/1.0 with the first number representing I_{IH} and the second representing I_{IL}. The 29F52 has input HIGH/LOW load factors of 1.0/1.0 for the typical FAST single load inputs and 3.5/1.083 for the register inputs. For testing procurement purposes, these unit load specifications can easily be translated into actual test limits by multiplying the HIGH/LOW load factors by 20 μ A and 0.6 mA respectively. The current limits are listed as well.

Also in this column are the output HIGH/LOW output load factors, with the first number representing I_{OH} and the second representing I_{OL} . These load factors can be translated to actual test limits by multiplying them by 20 μ A and 0.6 mA respectively. These are shown in the far right column. The 54F/74F373 output HIGH/LOW drive factors are 150/40 (33.3) which translate into an I_{OH} of 3.0 mA and I_{OL} of 24 mA for commercial grade and 20 mA for military grade. The 29F52 A-Register outputs are TRI-STATE outputs with HIGH/LOW drive factors of 150/40 (33.3) indicating an I_{OH} of 3 mA and I_{OL} of 24 mA for commercial and 20 mA for military. The B-Register outputs specify unit load factors of 600/106.6 (80) translating into an I_{OH} of 12 mA and I_{OL} of 64 mA for commercial and 48 mA for military.

Unit Loading/Fan Out 29F5	52: See Section 2 for U.L. definitions
---------------------------	--

		54F/74F		
Pin Names	Pin Names Description		Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
A0-A7	A-Register Inputs	3.5/1.083	70 μA/0.65 mA	
	A-Register Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	
B0-B7	B-Register Inputs	3.5/1.083	70 μA/0.65 mA	
	B-Register Outputs	600/106.6 (80)	- 12 mÅ/64 mA (48 mA)	
OEA	Output Enable A-Register	1.0/1.0	20 μA/ - 0.6 mA	
CPA	A-Register Clock	1.0/1.0	20 µA/-0.6 mA	
CEA	A-Register Clock Enable	1.0/1.0	20 µA/0.6 mA	
OEB	Output Enable B-Register	1.0/1.0	20 µA/-0.6 mA	
CPB	B-Register Clock	1.0/1.0	20 µA/0.6 mA	
CEB	B-Register Clock Enable	1.0/1.0	20 µA/-0.6 mA	

Unit Loading/Fan Out 54F/74F373: See Section 2 for U.L. definitions

			29F		
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
D ₀ -D ₇ LE OE O ₀ -O ₇	Data Inputs Latch Enable Input (Active HIGH) Output Enable Input (Active LOW) TRI-STATE Latch Outputs	1.0/1.0 1.0/1.0 1.0/1.0 150/40 (33.3)	20 μA/-0.6 mA 20 μA/-0.6 mA 20 μA/-0.6 mA -3 mA/24 mA (20 mA)		

AC Loading and Waveforms

Figure 2-1 shows the AC loading circuit used in characterizing and specifying propagation delays of all FAST devices, unless otherwise specified in the data sheet of a specific device. The use of this load, which differs somewhat from previous practice, provides more meaningful information and minimizes problems of instrumentation and customer correlation. In the past, +25°C propagation delays for TTL devices were specified with a load of 15 pF to ground; this required great care in building test jigs to minimize stray capacitance, and implied the use of high impedance, high frequency scope probes. FAST circuits changed to 50 pF of capacitance allowing more leeway in stray capacitance and also loading the device during rising or falling output transitions. This more closely resembles the loading to be expected in average applications and thus gives the designer more useful delay figures. The net effect of the change in AC load is to increase the observed propagation delay by an average of about 1 ns.

The 500 resistor to ground, in Figure 2-1, acts as a ballast, to slightly load the totem-pole pull-up and limit the quiescent HIGH-state voltage to about +3.5V. Otherwise, an output would rise quickly to about +3.5V but then continue to rise very slowly to about +4.4V. On the subsequent HIGH-to-LOW transition the observed tPHL would vary slightly with duty cycle, depending on how long the output voltage was allowed to rise before switching to the LOW state. Perhaps more importantly, the 500 Ω resistor to ground can be a high frequency passive probe for a sampling scope, which costs much less than the equivalent high impedance probe. Alternatively, the 500 Ω load to ground can simply be a 450 Ω resistor feeding into a 50 coaxial cable leading to a sampling scope input connector, with the internal 500 termination of the scope completing the path to ground. Note that with this scheme there should be a matching cable from the device input pin to the other input of the sampling scope; this also serves as a 50 termination for the pulse generator that supplies the input signal.

Also shown in *Figure 2-1* is a second 500 Ω resistor from the device output to a switch. For most measurements this switch is open; it is closed for measuring a device with open-collector outputs and for measuring one set of the Enable/Disable parameters (LOW-to-OFF and OFF-to-LOW) of a TRI-STATE output. With the switch closed, the pair of 500 Ω resistors and the +7.0V supply establish a quiescent HIGH level of +3.5V, which correlates with the HIGH level discussed in the preceding paragraph.


Figure 2-5 shows that the Disable times are measured at the point where the output voltage has risen or fallen by 0.3V from the quiescent level (i.e., LOW for t_{PLZ} or HIGH for t_{PHZ}), compared to a Δ V of 0.5V used in previous practice. This change enhances the repeatability of measurements and gives the system designer more realistic delay times to


use in calculating minimum cycle times. Since the rising or falling waveform is RC-controlled, the first 0.3V of change is more linear than the first 0.5V and is less susceptible to external influences. More importantly, perhaps, from the system designer's point of view, a ΔV of 0.3V is adequate to ensure that a device output has turned OFF; measuring to a ΔV of 0.5V merely exaggerates the apparent Disable time and thus penalizes system performance, since the designer must use the Enable and Disable times to devise worst-case timing signals to ensure that the output of one device is disabled before that of another device is enabled.

Figure 2-2 describes the input signal voltages recommended for use when testing FAST circuits. The AC input signal levels follow industry convention of V_{IN} switching 0 to 3 volts. DC low input levels are typically 0 to V_{IL}, and high input levels are typically V_{IH} to V_{CC}. Input thresholds are guaranteed during V_{OL} and V_{OH} tests. High level noise immunity is the difference between V_{OH} and V_{IH}. Low level noise immunity is the difference between V_{IL} and V_{OL}. Noise-free V_{IH} or V_{IL} levels should not induce a switch on the appropriate output of the FAST device. When testing in an automatic test environment, extreme caution should be taken to ensure that input levels plus noise do not go into the transition region.

Good high frequency wiring practices should be used in constructing test jigs. Leads on the load capacitor should be as short as possible to minimize ripples on the output waveform transitions and to minimize undershoot. Generous ground metal (preferably a ground plane) should be used for the same reasons. A V_{CC} bypass capacitor should be provided at the test socket, also with minimum lead lengths. Input signals should have rise and fall times of 2.5 ns and signal swing of 0V to +3.0V. Rise and fall times \leq 1 ns should be used for testing fmax or pulse width. A 1.0 MHz square wave is recommended for most propagation delay tests. The repetition rate must necessarily be increased for testing fmax. A 50% duty cycle should always be used when testing fmax. Two pulse generators are usually required for testing such parameters as setup time, hold time, recovery time, etc.

Precautions should be taken to prevent damage to devices by electrostatic charge. Static charge tends to accumulate on insulated surfaces, such as synthetic fabrics or carpeting, plastic sheets, trays, foam, tubes or bags, and on ungrounded electrical tools or appliances. The problem is much worse in a dry atmosphere. In general, it is recommended that individuals take the precaution of touching a known ground before handling devices. To effectively avoid electrostatic damage to FAST devices it may be necessary for individuals to wear a grounded wrist strap when handling devices.










FIGURE 2-4. Propagation Delay, Pulse Width Waveforms




FIGURE 2-5. TRI-STATE Output HIGH and LOW Enable and Disable Times




FIGURE 2-6. Setup Time, Hold Time and Recovery Time Waveforms

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	meter		54F/74F		Units	ts V _{CC}	Conditions
Symbol	Fara	meter	Min	Тур	Max	Units		Conditions
VIH	Input HIGH Volta	ige	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	I _{IN} = 18 mA, Non I/O Pins
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.0			v	Min	$\begin{split} & _{OH}=-1 \text{ mA, Standard or TRI-STATE Outputs} \\ & _{OH}=-3 \text{ mA, TRI-STATE or Buffer/Line Driver Outputs} \\ & _{OH}=-12 \text{ mA, Buffer/Line Driver Outputs} \\ & _{OH}=-1 \text{ mA, Standard or TRI-STATE Outputs} \\ & _{OH}=-3 \text{ mA, TRI-STATE or Buffer/Line Driver Outputs} \\ & _{OH}=-12 \text{ mA, Buffer/Line Driver Outputs} \\ & _{OH}=-1 \text{ mA, Standard or TRI-STATE Outputs} \\ & _{OH}=-1 \text{ mA, Standard or TRI-STATE Outputs} \\ & _{OH}=-3 \text{ mA, TRI-STATE or Buffer/Line Driver Outputs} \\ & _{OH}=-3 \text{ mA, Buffer/Line Driver Outputs} \\ & _{OH}=-3 \text{ mA, Buffer/Line Driver Outputs} \\ & _{OH}=-15 \text{ mA, Buffer/Line Driver Outputs} \end{split}$
Vol	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.5 0.55	v	Min	$I_{OL} \approx 20$ mA, Standard or TRI-STATE Outputs $I_{OL} = 48$ mA, Buffer/Line Driver Outputs $I_{OL} \approx 20$ mA, Standard Outputs $I_{OL} \approx 24$ mA, TRI-STATE Outputs $I_{OL} = 64$ mA, Buffer/Line Driver Outputs
ι _н	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V, Non I/O Pins
IIL	Input LOW Curre	ent			-0.6 -1.2 n (-0.6)	mA mA mA	Max Max Max	$V_{IN}=$ 0.5V, 1.0 U.L. Input $V_{IN}=$ 0.5V, 2.0 U.L. Input $V_{IN}=$ 0.5V, n U.L. Input
IBVI	Input HIGH Curre Breakdown Test				100	μА	Max	V _{IN} = 7.0V, Non I/O Pins
I _{BVIT}	Input HIGH Curr Breakdown Test				1.0	mA	Max	V _{IN} = 5.5V, I/O Pins
lozh	Output Leakage	Current			50	μA	Max	V _{OUT} = 2.7V, TRI-STATE Outputs, Non I/O
IOZL	Output Leakage	Current			-50	μA	Max	V _{OUT} = 0.5V, TRI-STATE Outputs, Non I/O
IIH + IOZH	Output Leakage	Current			70	μA	Max	V _{I/O} = 2.7V, I/O Pins

DC Electrical Characteristics (Continued)								
Symbol	Parameter	54F/74F			Units	Vcc	Conditions	
	i diamotor	Min	Тур	Max	- Child	•00		
I _{IL} + I _{OZL}	Output Leakage Current			-650	μΑ	Max	V _{1/O} = 0.5V, 1/O Pins	
los	Output Short-Circuit Current	-60 -100		150 225	mA mA	Max Max	V _{OUT} = 0V, Standard or TRI-STATE Outputs V _{OUT} = 0V, Buffer/Line Driver Outputs	
ICEX	Output HIGH Leakage Current			250	μA	Max	V _{OUT} = V _{CC}	
IZZ	Bus Drainage Test			500	μA	0.0V	$V_{OUT} = V_{CC}$, TRI-STATE Outputs	
юнс	Open Collector, Output OFF Leakage Test			250	μΑ	Min	$V_{OUT} = V_{CC}, O.C.$ Outputs	
ICCH	Power Supply Current				mA	Max	V _{OUT} = HIGH	
ICCL	Power Supply Current				mA	Max	V _{OUT} = LOW	
lccz	Power Supply Current				mA	Max	V _{OUT} = HIGH Z	



1. A A

Section 3 Design Considerations

۱



Section 3 Contents

Introduction	3-3
Threshold and Noise Margins	3-4
Test and Specification Improvements	3-5
Transmission Lines and Termination	3-5
Decoupling	3-14
Design Guidelines	3-15

National Semiconductor

Design Considerations


FAST® is a high-speed logic family that achieves speeds typically 30% faster than the Schottky family with a corresponding power reduction of approximately 75%. It is fabricated with an advanced oxide isolation technique, Isoplanar II, which produces transistors with very high, well-controlled switching speeds, extremely small parasitic capacitances and f_T in excess of 5 GHz.

Since the family is designed to be pin-compatible with other TTL families such as Schottky, Low Power Schottky and standard TTL, existing designs can be easily upgraded. FAST logic offers significant improvement over the Schottky family in addition to improved speed and power specifications. Other key advantages are higher input threshold levels (improving noise margins), reduced input loading, and increased output drive. The FAST family contains a full complement of circuits for more efficient design capabilities: small scale integration, medium scale integration and large scale integration.

Fairchild engineers had some specific design objectives in mind when they developed the FAST logic family. The primary objective was the improvement of the circuit speedpower performance versus earlier TTL families. Another important objective was increasing threshold levels to improve DC noise immunity. Other goals were maintaining or improving the output drive of Schottky for improved line driving capability, and reducing input loading for increasing the overall fanout out of the family. Output and input voltage levels, functions and pinouts were standardized to previous TTL families to maintain compatibility.

The primary design consideration was to improve speed while reducing power. The speed of any device is limited by the charge storage of the transistors. The time required to remove this charge is proportional to the capacitance and current available. Thus, to improve the speed, either the internal resistor values must be lowered to increase the available current and therefore remove the charge faster, such as in the Schottky family, or the capacitance must be reduced.

The speed-power curve shown in *Figure 3-1a* was used empirically to determine the optimum operating power level for the FAST family. Several internal gates programmed at a variety of power levels were produced on a wafer and the propagation delay of an internal gate for each power level was measured.



As can be seen from the curves, power levels significantly below 4 mW per gate exhibit a dramatic degradation in performance. Power levels significantly above 4 mW, however, appear to have passed the point of diminishing returns with only minor improvements in propagation delay resulting from increased power. It was therefore concluded that the FAST family could be biased at 4 mW achieving a 1.75 ns propagation delay. Figure 3-1b compares the FAST logic family with previous TTL and ECL logic families. Each curve groups families with similar technologies. The first line, known as "gold doped," groups together the 7400 and the 74H families into one technology grouping. These saturating logic families can be seen to have a relatively poor speed-power curve.

The second curve notes the Schottky, Low Power Schottky and 10k ECL families. They use non-gold doped, soft saturated (Baker clamped) or current steering logic in order to achieve their speed-power performance; however, they still employ the planar technology. The last curve, which shows the FAST family with its ECL counterpart, the 100k ECL family, employs the Isoplanar technology. With FAST Isoplanar technology, 3 ns propagation delays at only 4 mW power dissipation are achieved with SSI devices.

Threshold and Noise Margins

The noise margins most often cited for TTL obtained by subtracting the guaranteed maximum input HIGH level, V_{IH} , of a driven input from the guaranteed minimum output HIGH level, V_{OH} , of the driving source, and subtracting the guaranteed maximum output LOW level, V_{OI} , of the driver from


the guaranteed minimum input LOW level, V_{IL} of a driven circuit. The guaranteed worst-case values of these parameters vary slightly among the various circuit families and are summarized in Table III-I. Note that although the 9000 Series V_{IH} and V_{IL} specifications have different limits at different temperatures, they are grouped with the 54/74 family in the table as a matter of convenience. Note also that the V_{OL} limit listed for 74LS is 0.5V, whereas these circuits are also specified at 04.V at a lower level of I_{OL}. Noise margins calculated in this manner are quite conservative, since it is assumed that both the driver output characteristics are not the high side for the receiver.


Figure 3-2 shows how load capacitance affects the propagation delay of Low Power Schottky, Schottky and FAST gates, flip-flops, registers and decoders, etc. As would be expected, Low Power Schottky TTL shows greater sensitivity since LS output drive capability is not as great as either Schottky or FAST. Significantly, FAST is less affected than Schottky by load capacity. *Figure 3-2* shows propagation delay versus load capacitance for buffers and line drivers since they are designed for greater output drive.

TTL Families				litary to + 125	°C	Commercial (0°C to +70°C)				Units
		VIL	VIH	VOL	V _{OH}	VIL	VIH	VOL	VOH	
TTL	Standard TTL, 9000, 54/74	0.8	2.0	0.4	2.4	0.8	2.0	0.4	2.4	v
FAST	54F/74F	0.8	2.0	0.5	2.4	0.8	2.0	0.5	2.5	V V
S-TTL	Schottky TTL, 54S/74S, 93S	0.8	2.0	0.5	2.5	0.8	2.0	0.5	2.7	V V
LS-TTL	Low Power Schottky TTL, 54LS/74LS	0.7	2.0	0.4	2.5	0.8	2.0	0.5	2.7	V V

TABLE III-I. Parameter Limits

V_{OL} and V_{OH} are the voltages generated at the output. V_{IL} and V_{IH} are the voltages required at the input to generate the appropriate levels. The numbers given above are guaranteed worst-case values for standard outputs.





TL/F/9807-3

FIGURE 3-2. Propagation Delay vs Load Capacitance

Threshold and Noise

Margins (Continued)

Notice also that for Schottky, the HIGH-to-LOW output transition is more affected than its LOW-to-HIGH transition, while for FAST both transitions are equally affected. This indicates a better balance in the design of the FAST output, and minimizes pulse stretching and compressing.

Designers are cautioned that curves of this type do not apply when the load capacitance is distributed along an interconnection.

Test and Specification Improvements

Because the circuitry and technological improvements (feedback and speedup diodes and the Miller Killer circuitry) yield well-controlled AC parameters, the FAST family can be specified over extremes of external influences. FAST is the first TTL logic family which does not require derating estimates for worst-case design. This has been accomplished by specifying minimum and maximum propagation delays over the operating temperature and supply voltage ranges with 50 pF loading.

In order to achieve easier correlation with our customers' needs, a change in the actual AC test load was needed. Previously, most TTL families were measured with three serial diodes in parallel with the load capacitor. For the FAST logic family, a 50 pF capacitance in parallel with a 500\Omega resistor is employed. This facilitates fabrication of low capacitance test jigs. It also provides better correlation with customers' measurements of propagation delay. Passive 500\Omega scope probes, which are less expensive and easier to use than the high impedance FET input scope probes, can be employed. This facilitates measurement of the AC performance on automatic test equipment and yields more conservative AC figures than are achieved with the previous AC load technique.

Design Considerations

There are areas of concern which need to be addressed when designing with any high performance logic family. These topics include: transmission line concepts, printed circuit board layout, interfacing between technologies, open collector outputs, fanout, and unused inputs.

For additional information, please refer to National's FAST Applications Handbook.

Transmission Lines

Practical transmission lines, cables and strip lines used for TTL interconnections have a characteristic impedance between 30Ω and 150Ω . FAST is capable of driving a 50Ω line under worst-case conditions.

These considerations, applicable only when the round trip delay of the line is longer than the rise or fall time of the driving signal (2td > tr), do not affect most TTL interconnections. Short interconnections do not behave like a resistive transmission line, but more like a capacitive load. Since the rise time of different TTL outputs is known, the longest interconnection that can be tolerated without causing transmission line effects can easily be calculated and is listed in Table III-II.

TTL Family	Rise Time	Fall Time	Max Interconnection Length
54/74, 54/74LS	6-9 ns	4-6 ns	18 in. (45 cm)
54S/74S	46 ns	23 ns	9 in. (22.5 cm)
FAST	1.8–2.8 ns	1.6-2.6 ns	7.5 in. (19 cm)

TABLE III-II. PC Board	Interconnections
------------------------	------------------

Assuming 1.7 ns/foot propagation speed, typical for epoxy fiberglass PC boards with $\varepsilon_r=$ 4.7.

Slightly longer interconnections show minimal transmission line effects; the longer the interconnections, the greater the chance that system performance may be degraded due to reflections and ringing.

Transmission Line Effects

The fast rise and fall times of TTL outputs (2.0 ns to 6.0 ns) produce transmission line effects even with relatively short (<2 ft) interconnections. Consider one TTL device driving another and switching from the LOW to the HIGH state. If the propagation delay of the interconnection is long compared to the rise time of the signal, the arrangement behaves like a transmission line driven by a generator with a non-linear output impedance. Simple transmission line theory shows that the initial voltage step at the output just after the driver has switched is

$$V_{OUT} = V_E \quad \frac{Z_O}{Z_O + R_O}$$

where Z_O is the characteristic impedance of the line, R_O is the output impedance of the driver, and V_E is the equivalent output voltage source in the driver, (i.e., V_{CC} minus the forward drop of the pull-up transistors).

Figure 3-3 shows how the initial voltage step can be determined graphically by superimposing lines of constant impedance of the static input and output characteristics of TTL elements. The constant impedance lines are drawn from the intersection of the V_{IN} and V_{OL} characteristics which is the quiescent condition preceding a LOW-to-HIGH transition. After this transition the V_{OH} characteristic applies, and the intersection of a particular impedance line with the V_{OH} characteristic shown in *Figure 3-3* has an R_O of about 80Ω and V_E of approximately 4.0V, for calculation purposes.

3-5

Design Considerations

Transmission Line Effects (Continued)




FIGURE 3-3. Initial Output Voltage of TTL Driving Transmission Line

This initial voltage step propagates down the line and reflects at the end, assuming the typical case where the line is open-ended or terminated in an impedance greater than its characteristic impedance Zo. Arriving back at the source, this reflected wave increases VOUT. If the total round-trip delay is larger than the rise time of the driving signal, there is a staircase response at the driver output and anywhere along the line. If one of the loads (gate inputs) is connected to the line close to the driver, the initial output voltage VOUT might not exceed VIH. This input is then undetermined until after the round trip of the system. Figure 3-4 shows the 'F00 driver output waveform for four different line impedances.

For Z₀ of 25 Ω and 50 Ω , the initial voltage step is in the threshold region of a TTL input and the output voltage only rises above the guaranteed 2.0V VIH level after a reflection returns from the end of the line. If VOUT is increased to >2.0V, by either increasing ZO or decreasing RO, additional delay does not occur. Ro is characteristic of the driver output configuration, varying between the different TTL speed categories. Zo can be changed by varying the width of the conductor and its distance from ground. Table III-III lists the lowest transmission line impedance that can be driven by different TTL devices to insure an initial voltage step of 2.0V.

TL/F/9607-5





FIGURE 3-4. TTL Driving Transmission Line



Transmission Line Effects (Continued)

	Collector	Lowest Transmission Line Impedance Ω						
TTL Family or Device	Resistor RΩ		t Case 30%)	Nominal	Best Case (R - 30%)			
54/74	130	241.4	204.8	136.8	84.6	75.8		
54S/74S	55	110.0	92.2	61.1	37.5	33.4		
5440/7440	100	185.7	157.5	105.2	65.1	58.3		
54S/74S40	25	50.0	41.9	27.7	17.0	15.2		
54F/74F00	45	66.2	57.7	40.9	27.6	25.0		
54F/74F258	25	36.76	32.0	22.7	15.3	13.9		
54F/74F240	15	22.0	1 9.2	13.6	9.2	8.3		
Supply Voltage (V _{CC})	_	4.50	4.75	5.00	5.25	5.50		

A graphical method provides excellent insight into the effects of high-speed digital circuits driving interconnections acting as transmission lines. A load line is drawn for each input and output situation. Each load line starts at the previous quiescent point, determined where the previous load line intersects the appropriate characteristic. The magnitude of the slope of the load lines is identical and equal to the characteristics impedance of the line, but alternate load lines have opposite signs representing the change in direction of current flow. The points where the load lines intersect the input and output characteristics represent the voltage and current value at the input or output, respectively, for that reflection. The results, Figure 3-5, are shown with and without the input diode and illustrate how the input diode on TTL elements assists in eliminating spurious switching due to reflection.

Transmission Line Concepts

The interactions between wiring and circuitry in high-speed systems are more easily determined by treating the interconnections as transmissions lines. A brief review of basic concepts is presented and simplified methods of analysis are used to examine situations commonly encountered in digital systems. Since the principles and methods apply to any type of logic circuit, normalized pulse amplitudes are used in sample waveforms and calculations.


Simplifying Assumptions

For the great majority of interconnections in digital systems, the resistance of the conductors is much less than the input and output resistance of the circuits. Similarly, the insulating materials have very good dielectric properties. These circumstances allow such factors as attenuation, phase distortion and bandwidth limitations to be ignored. With these simplifications, interconnections can be dealt with in terms of characteristic impedance and propagation delay.

Characteristic Impedance

The two conductors that interconnect a pair of circuits have distributed series inductance and distributed capacitance between them, and thus constitute a transmission line. For any length in which these distributed parameters are constant, the pair of conductors have a characteristic imped-

b. Without Input Diode



a. With input Diode




FIGURE 3-5. Ringing Caused by Reflections

Characteristic Impedance (Continued)

ance Z_Q. Where quiescent conditions on the line are determined by the circuits and terminations, Zo is the ratio of transient voltage to transient current passing by a point on the line when a signal change or other electrical disturbance occurs. The relationship between transient voltage, transient current, characteristic impedance, and the distributed parameters is expressed as follows:

$$V/I = Z_O = \sqrt{L_O/C_O}$$

where L_{O} = inductance per unit length, and C_{O} = capacitance per unit length. Zo is in ohms, Lo in henries, and Co in farads.

Propagation Velocity

Propagation velocity (v) and its reciprocal, delay per unit length δ , can also be expressed in terms of L_O and C_O. A consistent set of units is nanoseconds, microhenries and picofarads, with a common unit of length.

$$v = 1/\sqrt{L_0C_0}$$
 $\delta = \sqrt{L_0C_0}$

These equations provide a convenient means of determining the LO and CO of a line when delay, length and impedance are known. For a length 1 and delay T, & is the ratio T/1. To determine LO and CO, combine these equations.

$$L_{O} = \delta Z_{O}$$
$$C_{O} = \delta / Z_{O}$$

More formal treatments of transmission line effects are available from many sources.

Termination and Reflection

A transmission line with a terminating resistor is shown in Figure 3-6. As indicated, a positive step function voltage travels from left to right. To keep track of reflection polarities, it is convenient to consider the lower conductor as the voltage reference and to think in terms of current flow in the top conductor only. The generator is assumed to have zero internal impedance. The initial current I1 is determined by V1 and ZO.




FIGURE 3-6

If the terminating resistor matches the line impedance, the ratio of voltage to current traveling along the line is matched by the ratio of voltage to current which must, by Ohm's law, always prevail at RT. From the viewpoint of the voltage step generator, no adjustment of output current is ever required; the situation is as though the transmission line never existed and RT has been connected directly across the terminals of the generator.

From the RT viewpoint, the only thing the line did was delay the arrival of the voltage step by the amount of time T.

When R_T is not equal to Z_O, the initial current starting down the line is still determined by V1 and Z0 but the final steady state current, after all reflections have died out, is determined by V1 and RT (ohmic resistance of the line is assumed to be negligible). The ratio of voltage to current in the initial wave is not equal to the ratio of voltage to current demanded by RT. Therefore, at the instant the initial wave arrives at RT, another voltage and current wave must be generated so that Ohm's law is satisfied at the line-load interface. This reflected wave, indicated by Vr and Ir in Figure 3-6, starts to return toward the generator. Applying Kirchoff's laws to the end of the line at the instant the initial wave arrives results in the following:

$$I_i + I_r = I_T = current into R_T$$

Since only one voltage can exist at the end of the line at this instant of time, the following is true:

$$V_1 + V_r = V_T$$

 $I_T = V_T / R_T = (V_1 + V_r) / R_T$

also.

thus,

$$I_1 = V_1/Z_0$$
 and $I_r = -V_r/Z_0$

with the minus sign indicating that Vr is moving toward the generator.

Combining the foregoing relationships algebraically and solving for Vr yields a simplified expression in terms of V1, ZO and RT.

$$\begin{split} \frac{V_1}{Z_O} &- \frac{V_r}{Z_O} = \frac{V_1 + V_r}{R_T} = \frac{V_1}{R_T} + \frac{V_r}{R_T} \\ V1 \left(\frac{1}{Z_O} - \frac{1}{R_T}\right) = V_r \left(\frac{1}{R_T} + \frac{1}{Z_O}\right) \\ V_r &= V_1 \left(\frac{R_T - Z_O}{R_T + Z_O}\right) = \rho_L V_1 \end{split}$$

The term in parentheses is called the coefficient of reflection (pL). With RT ranging between zero (shorted line) and infinity (open line), the coefficient ranges between -1 and +1 respectively. The subscript L indicates that pL refers to the coefficient at the load end of the line.

This last equation expresses the amount of voltage sent back down the line, and since

$$V_{T} = V_{1} + V_{r}$$

then

 $V_{T} = V_{1} (1 + \rho_{L})$

VT can also be determined from an expression which does not require the preliminary step of calculating oL. Manipulating (1 + ρ_L) results in

$$1 + \rho_L = 1 + (R_T - Z_0)/(R_T + Z_0)$$

= 2 (R+/(R_T + Z_0))

Substituting, this gives

$$V_T = 2 (R_T / (R_T + Z_0)) V_1$$

The foregoing has the same form as a simple voltage divider involving a generator V1 with internal impedance, Z0, driving a load R_T, except that the amplitude of V_T is doubled.

The arrow indicating the direction of Vr in Figure 3-6 correctly indicates the Vr direction of travel, but the direction of Ir flow depends on the Vr polarity. If Vr is positive, Ir flows toward the generator, opposing I1. This relationship between the polarity of Vr and the direction of Ir can be deduced by noting that if Vr is positive it is because RT is greater than Zo. In turn, this means that the initial current Ir

Termination and Reflection (Continued)

is larger than the final quiescent current, dictated by V₁ and R_T. Hence I_r must oppose I₁ to reduce the line current to the final quiescent value. Similar reasoning shows that if V_r is negative, I_r flows in the same direction as I₁.

It is somewhat easier to determine the effect of V_r on line conditions by thinking of it as an independent voltage generator in series with R_T. With this concept, the direction of I_r is immediately apparent; its magnitude, however, is the ratio of V_r to Z_O, i.e., R_T is already accounted for in the magnitude of V_r. The relationships between incident and reflected signals are represented in *Figure 3-7* for both cases of mismatch between R_T and Z_O,

The incident wave is shown in *Figure 3-7a*, before it has reached the end of the line. In *Figure 3-7b*, a positive V_r is returning to the generator. To the left of V_r the current is still I₁, flowing to the right, while to the right of V_r the extreme to the right of the right of V_r the end to the right of V_r the end to the right of V_r the reflection coefficient is negative, producing a negative V_r. This, in turn, causes an increase in the amount of current flowing to the right behind the V_r wave.

Source Impedance, Multiple Reflections


When a reflected voltage arrives back at the source (generator), the reflection coefficient at the source determines the response to V_r . The coefficient of reflection at the source is governed by Z_O and the source resistance R_S .

$$\rho_{\rm S} = (R_{\rm S} - Z_{\rm O})/(R_{\rm S} + Z_{\rm O})$$


If the source impedance matches the line impedance, a reflected voltage arriving at the source is not reflected back toward the load end. Voltage and current on the line are stable with the following values.


$$V_T = V_i + V_r$$

If neither source impedance nor terminating impedance matches Z_O , multiple reflections occur; the voltage at each end of the line comes closer to the final steady state value with each succeeding reflection. An example of a line mismatched on both ends is shown in *Figure 3-8*. The source is a step function of V_{CC} = 5.0V amplitude occurring at time t0. The initial value of V₁ starting down the line is 2.4V due to the voltage divider action of Z_O and R_S . The time scale in the photograph shows that the line delay is approximately 6 ns. Since neither end of the line is terminated in its characteristic impedance, multiple reflections occur.









The factor $(1 - p^2_S)$ is similar to the damping factor associated with lumped constant circuitry. It expresses the attenuation of successive positive or negative peaks of ringing.

Lattice Diagram

In the presence of multiple reflections, keeping track of the incremental waves on the line and the net voltage at the ends becomes a bookkeeping chore. A convenient and systematic method of indicating the conditions which combine magnitude, polarity and time utilizes a graphic construction called a lattice diagram. A lattice diagram for the line conditions of *Figure 3-8* is shown in *Figure 3-9*.

TL/F/8607-18 FIGURE 3-9. Lattice Diagram for the Circuit of Figure 3-8

ETC.

Lattice Diagram (Continued)

The vertical lines symbolize discontinuity points, in this case the ends of the line. A time scale is marked off on each line in increments of 2T, starting at t0 for V₁ and T voltages traveling between the ends of the line; solid lines are used for positive voltages and dashed lines for transmission multipliers ρ and (1 + ρ) at each vertical line, and to tabulate the incremental and net voltages in columns alongside the vertical lines. Both the lattice diagram and the waveform photograph show that V₁ and V_T asymptomatically approach 3.4V, as they must with a 3.4V source driving a light ly loaded line.

Shorted Line

The open-ended line in *Figure 3-8* has a reflection coefficient of 0.71 and the successive reflections tend toward the steady state conditions of zero line current and a line voltage equal to the source voltage. In contrast, a shorted line has a reflection coefficient of -1 and successive reflections must cause the line conditions to approach the steady state conditions of zero voltage and a line current determined by the source voltage and resistance.

Shorted line conditions are shown in Figure 3-10a with the reflection coefficient at the source end of the line also negative. A negative coefficient at both ends of the line means that any voltage approaching either end of the line is reflected in the opposite polarity. Figure 3-10b shows the response to an input step-function with a duration much longer than the line delay. The initial voltage starting down the line is about 2.4V, which is inverted at the shorted end and returned toward the source as -2.4V. Arriving back at the source end of the line, this voltage is multiplied by $(1 + p_s)$, causing a -1.61V net change in V1. Concurrently, a reflected voltage of +0.80V (-2.4V times ps of -0.33) starts back toward the shorted end of the line. The voltage at V1 is reduced by 50% with each successive round trip of reflections, thus leading to the final condition of zero volts on the line.

When the duration of the input pulse is less than the delay of the line, the reflections observed at the source end of the line constitute a train of negative pulses, as shown in *Figure 3-10c*. The amplitude decreases by 50% with each successive occurrence as it did in *Figure 3-10b*.

Series Termination

Driving an open-ended line through a source resistance equal to the line impedance is called series termination. It is particularly useful when transmitting signals which originate on a PC board and travel through the back-plane to another board, with the attendant discontinuities, since reflections coming back to the source are absorbed and ringing thereby controlled. The amplitude of the initial signal sent down the line is only half of the generator voltage, while the voltage at the open end of the line is doubled to full amplitude $(1 + \rho_L = 2)$. The reflected voltage arriving back at the source raises V1 to the full amplitude of the generator signal. Since the reflection coefficient at the source is zero, no further changes occur and the line voltage is equal to the generator voltage. Because the initial signal on the line is only half the normal signal swing, the loads must be connected at or near the end of the line to avoid receiving a 2step input signal.

A TTL output driving a series terminated line is severely limited in its fanout capabilities due to the IR drop associated with the collective I_L drops of the inputs being driven. For most TTL families other than FAST it should not be considered since either the input currents are so high (TTL, S, H) or the input threshold is very low (LS). In either case the noise margins are severely degraded to the point where the dircuit becomes unusable. In FAST, however, the I_L of 0.6 mA, if sunk through a resistor of 25 Ω used a series terminating resistor, will reduce the low level noise margin 15 mV for each standard FAST input driven.




TABLE III-IV. Relative Dielectric Constants of Various Materials

Material	٤r
Air	1.0
Polyethylene Foam	1.6
Cellular Polyethylene	1.8
Teflon	2.1
Polyethylene	2.3
Polystyrene	2.5
Nylon	3.0
Silicon Rubber	3.1
Polyvinylchloride (PVC)	3.5
Epoxy Resin	3.6
Delrin	3.7
Epoxy Glass	4.7
Mylar	5.0
Polyurethane	7.0


All the above information on impedance and propagation delays are for the circuit interconnect only. The actual impedance and propagation delays will differ from this by the loading effects of gate input and output capacitances, and by any connectors that may be in line. The effective impedance and propagation delay can be determined from the following formula:


$$\begin{split} Z_{O}' &= \sqrt{1 + \left(\frac{C_L}{C_O}\right)} \ \Omega \\ t_{PD} &= \sqrt{L_O C_O} \quad \therefore \ t_{PD}' = t_{PD} \sqrt{1 + \left(\frac{C_L}{C_O}\right)} \end{split}$$

where CL is the total of all additional loading.

The results of these formulas will frequently give effective impedances of less than half Z_0 , and interconnect propagation delays greater than the driving device propagation delays, thus becoming the predominant delay.

Series Termination (Continued)





The maximum length for an unterminated line can be determined by

$$I_{max} = T_r/2t_{pd}$$

and for FAST, $t_r=3$ ns, so $I_{max}=$ 10 inches for trace on GIO epoxy glass PC.

The voltage wave propagated down the transmission line (V step) is the full output drive of the device into Z_O' . Reflections will not be a problem if $I \leq I_{max}$. Lines longer than I_{max} will be subject to ringing and reflections and will drive the inputs and outputs below ground.






FIGURE 3-12. Series-Terminated









Series termination has limited use in TTL interconnect schemes due to the voltage drop across RTs in the LOW state, reducing noise margins at the receiver. Series termination is the ideal termination for highly capacitive memory arrays whose DC loadings are minimal. RTs values of 10Ω to 50Ω are normally found in these applications.

Four possibilities for parallel termination exist:

- A. Z_{O}' to V_{CC} . This will consume current from V_{CC} when output is LOW;
- B. Z_{O}' to GND. This will consume current from V_{CC} when output is HIGH;
- C. Thevenin equivalent termination. This will consume half the current of A and B from the output stage, but will have reduced noise margins, and consume current from V_{CC} with outputs HIGH or LOW. If used on a TRI-STATE® bus, this will set the quiescent line voltage to half.
- D. AC Termination. An RC termination to GND, $C = 3tr/Z_{O}$.

This consumes no DC current with outputs in either state. If this is used on a TRI-STATE bus, then the quiescent voltage on the line can be established at V_{CC} or GND by a high value pull up (down) resistor to the appropriate supply rail.









FIGURE 3-13. Parallel Terminated






This diagram shows several schemes for power and ground distribution on logic boards. *Figure 3-14* is a cross-section, with a, b, and c showing a 0.1 inch wide V_{CC} bus and ground on the opposite side. *Figure 3-14d* shows side-by-side V_{CC} and ground strips, each 0.04 inch wide. *Figure 3-14e* shows a four layer board with embedded power and ground planes.

In Figure 3-14a, the dynamic impedance of V_{CC} with respect to ground is 50 Ω , even though the V_{CC} trace width is generous and there is a complete ground plane. In Figure 3-14b, the ground plane stops just below the edge of the V_{CC} bus and the dynamic impedance doubles to 100 Ω . In Figure 3-14c, the ground bus is also 0.1 inch wide and runs along under the V_{CC} bus and exhibits a dynamic impedance of about 68 Ω . In Figure 3-14d, the trace widths and spacing are such that the traces can run under a DIP, between two

rows of pins. The impedance of the power and ground planes in *Figure 3-14e* is typically less than 2Ω .

These typical dynamic impedances point out why a sudden current demand due to an IC output switching can cause a momentary reduction in V_{CC} , unless a bypass capacitor is located near the IC.

Decoupling capacitors should be used on every PC card, at least one for every five to ten standard TTL packages, one for every five 'LS and 'S packages, one for every three FAST packages, and one for every one-shot (monostable), line driver and line receiver package. They should be good quality rf capacitors of 0.01 μ F to 0.1 μ F with short leads. It is particularly important to place good rf capacitors near sequential (bistable) devices. In addition, a larger capacitor (preferably a tantalum capacitor) of 2.0 μ F to 20 μ F should be included on each card.



Decoupling (Continued)

This diagram illustrates the sudden demand for current from V_{CC} when a buffer output forces a LOW-to-HIGH transition into the midpoint of a data bus. The sketch shows a wire-over-ground transmission line, but it could also be a twisted pair, flat cable or PC interconnect.

The buffer output effectively sees two 100 Ω lines in parallel and thus a 50 Ω load. For this value of load impedance, the buffer output will force an initial LOW-to-HIGH transition from 0.2V to 2.7V in about 3 ns. This net charge of 2.5V into a 50 load causes an output-HIGH current change of 50 mA. If all eight outputs of an octal buffer switch simultaneously, in this application the current demand on V_{CC} would be 0.4A. Clearly, a nearby V_{CC} bypass capacitor is needed to accommodate this demand.




FIGURE 3-16. V_{CC} Bypass Capacitor for Octal Driver Specify V_{CC} Droop = 0.1V max.

 $C = \frac{0.4 \times 3 \times 10^{-9}}{0.1} = 12 \times 10^{-9} = 0.012 \,\mu\text{F}$

Select $C_B \ge 0.02 \ \mu F$

A V_{CC} bus with bypass capacitors connected periodically along its length is shown above. Also shown is a current source representing the current demand of the buffer in the preceding application.

The equations illustrate an approximation method of estimating the size of a bypass capacitor based on the current demand, the drop in V_{CC} that can be tolerated and the length of time that the capacitor must supply the charge. While the demand is known, the other two parameters must be chosen. A V_{CC} droop of 0.1V will not cause any appreciable change in performance, while a time duration of 3 ns is long enough for other nearby bypass capacitors to help supply charge. If the current demand continues over a long period of time, charge must be supplied by a very large capacitor on the board. This is the reason for the recommendation that a large capacitor be located where V_{CC} comes onto a board. If the buffers are also located near the connector end of the board, the large capacitor helps supply charge sooner.

Design Guidelines

GROUND

A good ground system is essential for a PC card containing a large number of packages. The ground can either be a good ground bus, or better, a ground plane which, incorporated with the V_{CC} supply, forms a transmission line power system. Power transmission systems, which can be attached to a PC card to give an excellent power system without the cost of a multilayer PC card, are commercially available. Ground loops on or off PC cards are to be avoided unless they approximate a ground plane.


With the advent of FAST, with considerably faster edge rates and switching times, proper grounding practice has become of primary concern in printed circuit layout. Poor circuit grounding layout techniques may result in crosstalk and slowed switching rates. This reduces overall circuit performance and may necessitate costly redesign. Also when FAST chips are substituted for standard TTL-designed printed circuit boards, faster edge rates can cause noise problems. The source of these problems can be sorted into three categories:


- 1. V_{CC} droop due to faster load capacitance charging;
- Coupling via ground paths adjacent to both signal sources and loads; and
- 3. Crosstalk caused by parallel signal paths.

 V_{CC} droop can be remedied with better or more bypassing to ground. The rule here is to place 0.01 μF capacitors from V_{CC} to ground for every three FAST circuits used, as near the IC as possible. The other two problems are not as easily corrected, because PC boards, may already be manufactured and utilized. In this case, simply replacing TTL circuits with FAST compatible circuits is not always as easy as it may seem, especially on two-sided boards. In this situation IC placement is critical at high speeds. Also when designing high density circuit layout, a ground-plane layer is imperative to provide both a sufficiently low inductance current return path and to provide electromagnetic and electrostatic shielding thus preventing noise problem 2 and reducing, by a large degree, noise problem 3.

TWO-SIDED PC BOARD LAYOUT

When considering the two-sided PC board, more than one ground trace is often found in a parallel or non-parallel configuration. For this illustration parallel traces tied together at one end are shown. This arrangement is referred to as a ground comb. The ground comb is placed on one side of the PC board while the signal traces are on the other side, thus the two-sided circuit board.





TL/F/9607-32

Figure 3-18 illustrates how noise is generated even though there is no apparent means of crosstalk between the circuits. If package A has an output which drives package D input and package B output drives package C input, there is no apparent path for crosstalk since mutual signal traces are remotely located. What is significant, and must be emphasized here, is that circuit packages A and B accept their ground link from the same trace. Hence, circuit A may well couple noise to circuit B via the common or shared portion of the trace. This is especially true at high switching speeds.




FIGURE 3-19. Ground Trace Coupling

Design Guidelines (Continued)

Ground trace noise coupling is illustrated by a model circuit in Figure 3-19. With the ground comb configuration, the ground strips may be shown to contain distributed inductance, as is indeed the case. Referring to Figure 3-19 we can see that if we switch gate A from HIGH to LOW, the current for the transition is drawn from ground strip number two. Current flows in the direction indicated by the arrow to the common tie point. It can be seen that gate B shares ground strip number two with gate A from the point where gate B is grounded back to the common tie point. This length is represented by L1. When A switches states there is a current transient which occurs on the ground strip in the positive direction. This current spike is caused by the ground strip inductance and it is "felt" by gate B. If gate B is in a LOW state (VOL) the spike will appear on the output since gate B's VOL level is with reference to ground. Thus if gate B's ground reference rises momentarily VOL will also rise. Consequently, if gate B is output to another gate (C in the illustration) problems may arise.


SUPPLY VOLTAGE AND TEMPERATURE

The normal supply voltage V_{CC} for all TTL circuits is ± 5.0 V. Commercial grade parts are guaranteed to perform with a $\pm 10\%$ supply tolerance (± 500 mV) over an ambient temperature range of 0°C. Military grade parts are guaranteed to perform with $\pm 10\%$ supply tolerance (± 500 mV) over an ambient temperature range of -55° C to $\pm 125^{\circ}$ C.

The actual junction temperature can be calculated by multiplying the power dissipation of the device with the thermal resistance of the package and adding it to the measured ambient temperature T_A or package (case) temperature T_C. For example, a device in ceramic DIP (θ JA 100°C/W) dissipates typically 145 mW. At +55°C ambient temperature, the junction temperature is

$T_{\rm J} = (0.145 \times 100) + 55^{\circ}C$

Designers should note that localized temperatures can rise well above the general ambient in a system enclosure. On a large PC board mounted in a horizontal plane, for example, the local temperature surrounding an IC in the middle of the board can be quite high due to the heating effect of the



surrounding packages and the very poor natural convection. Low velocity forced air cooling is usually sufficient to alleviate such localized static air conditions.

INTERFACING

All TTL circuits are compatible, and any TTL output can drive a certain number of TTL inputs. There are only subtle differences in the worst-case noise immunity when low power, standard and Schottky TTL circuits are intermixed. Open-collector outputs, however, require a pull-up resistor to drive TTL inputs reliably.


While TTL is the dominating logic family, and many systems use TTL exclusively, there are cases where different semiconductor technologies are used in one system, either to improve the performance or to lower the cost, size and power dissipation. The following explains how TTL circuits can interface with ECL, CMOS and discrete transistors.

Interfacing TTL and ECL—Mixing ECL and TTL logic families offers the design engineer a new level of freedom and opens the entire VHF frequency spectrum to the advantages of digital measurement, control and logic operation.


The main advantages gained with ECL are high speed, flexibility, design versatility and transmission line compatibility. But application and interfacing cost problems have traditionally discouraged the use of ECL in many areas, particularly in low cost, less sophisticated systems.

The most practical interfacing method for smaller systems involves using a common supply of +5.0V to +5.2V. Care must be exercised with both logic families when using this technique to assure proper bypassing of the power supply to prevent any coupling of noise between circuit families. When larger systems are operated on a common supply, separate power buses to each logic family help prevent problems. Otherwise, good high frequency bypassing techniques are usually sufficient.

ECL devices have high input impedance with input pulldown resistors (> 20 k Ω) to the negative supply. In the TTL to ECL interface circuits in *Figure 3-20*, it is assumed that the ECL devices have high input impedance.



TL/F/9607-35




Design Guidelines (Continued)

All circuits described operate with $\pm 5\%$ ECL and $\pm 10\%$ TTL supply variations, except those with ECL and TTL on a common supply. In those cases, the supply can be $\pm 10\%$ with ECL. All resistors are $\frac{1}{4}W$, $\pm 5\%$ composition type.

TTL to ECL conversion is easily accomplished with resistors, which simultaneously attenuate the TTL signal swing, shift the signal levels, and provide low impedance for damping and immunity to stray noise pick-up. The resistors should be located as near as possible to the ECL circuit for optimum effect. The circuits in *Figure 3-20* assume an unloaded TTL gate as the standard TTL source. ECL input impedance is predominantly capacitive (approximately 3 pF); the net RC time constant of this capacitance with the indicated resistors assures a net propagation delay governed primarily by the TTL signal.

a. Common Power Supply



TL/F/9607-36

b. Separate Power Supplies




FIGURE 3-21. ECL-to-TTL Conversion

When interfacing between high voltage swing TTL logic and low voltage swing ECL logic, the more difficult conversion is from ECL to TTL. This requires a voltage amplifier to build up the 0.8V logic swing to a minimum of 2.5V. The circuits shown in *Figure 3-21* may be used to interface from ECL to TTL.

The higher speed converters usually have the lowest fanout: only one or two TTL gates. This fanout can be increased simply by adding a TTL buffer gate to the output of the converter. Another option, where ultimate speed is required, is to use additional logic converters.

Interfacing FAST and CMOS—Due to their wide operating voltage range, CMOS devices will function outside of the standard \pm 5V \pm 10% supply levels. For our purposes, only the case where both the FAST and CMOS devices are connected to the same voltage source will be considered.

FAST outputs can sink at least 20 mA in the LOW state. This is more than adequate to drive CMOS inputs to a valid LOW level. Due to their output designs, though, FAST outputs are unable to pull CMOS inputs to above approximately 4.0V. If the CMOS device does not have TTL-compatible input levels, the FAST output should be pulled with a resistor to V_{CC} . The value of this resistor will vary according to the system. Factors that affect the selection of the value are: edge rate— the smaller the resistor, the faster the edge rate; fanout—the smaller the resistor, the greater the fanout; and noise margins—the smaller the resistor, the greater the output HIGH noise margin and the smaller the output LOW noise margin. FAST outputs can directly drive TTL-compatible CMOS inputs, such as the inputs on ACT or HCT devices, without pull up registers.


Most CMOS outputs are capable of directly driving FAST inputs. Be aware, though, that TTL inputs have higher loading specifications than CMOS inputs. Care must be taken to insure that the CMOS outputs are not overloaded by the FAST input loading.

TTL Driving Transistors—Although high voltage, high current ICs are available, it is sometimes necessary to control greater currents or voltages than integrated circuits are capable of handling. When this condition arises, a discrete transistor with sufficient capacity can be driven from a TTL output. Discrete transistors are also used to shift voltages from TTL levels to logic levels for which a standard interface driver is not available.

The two circuits of *Figure 3-22* show how TTL can drive npn transistors. The first circuit is the most efficient but requires an open-collector TTL output. The other circuit limits the output current from the TTL totem pole output through a series resistor.

Design Considerations

Design Guidelines (Continued)



TL/F/9607-38






FIGURE 3-23. pnp Transistor Shifting TTL Output

Shifting a TTL Output to Negative Levels—The circuit of Figure 3-23 uses a pnp transistor to shift the TTL output to a negative level. When the TTL output is HIGH, the transistor is cut off and the output voltage is -Vx. When the TTL output is LOW, the transistor conducts and the output voltage is a provide the transistor conducts and the output voltage is -Vx.

$$V_{OUT} = -V_X + R_1/R_2 (V_{CC} - 2.0V)$$

if the transistor is not saturated, or slightly positive if the transistor is allowed to saturate.

High Voltage Drivers—A TTL output can be used to drive high voltage, low current loads through the simple, non-inverting circuits shown in *Figure 3-24*. This can be useful for driving gas discharge displays or small relays, where the TTL output can handle the current but not the voltage. Load current should not exceed I_{OL} (-4 mA).

TL/F/9607-39




FIGURE 3-25. Transistors Driving TTL

TL/F/9607-43

Minimum and Maximum Pull-up Resistor Values

$$\begin{split} \mathsf{R}_{\mathsf{X}(\mathsf{MIN})} &= \left(\frac{\mathsf{V}_{\mathsf{CC}(\mathsf{MAX})} - \mathsf{V}_{\mathsf{OL}}}{\mathsf{I}_{\mathsf{OL}} - \mathsf{N}_2(\mathsf{LOW}) \bullet 1.6 \, \mathsf{mA}}\right) \\ \mathsf{R}_{\mathsf{X}(\mathsf{MAX})} &= \left(\frac{\mathsf{V}_{\mathsf{CC}(\mathsf{MIN})} - \mathsf{V}_{\mathsf{OH}}}{\mathsf{N}_1 \mathsf{I}_{\mathsf{OH}} + \mathsf{N}_2(\mathsf{HIGH}) \bullet 40 \, \mu\mathsf{A}}\right) \end{split}$$

where:

R_X = External pull-up resistor

 $N_1 =$ Number of wired-OR outputs

N2 = Number of input unit loads being driven

IOH = ICEX = Output HIGH leakage current

I_{OL} = LOW level fanout current of driving element

V_{OL} = Output LOW voltage level (0.5V)

V_{OH} = Output HIGH voltage level (2.5V)

V_{CC} = Power Supply Voltage

Example: four 'F524 gate outputs driving four other gates or MSI inputs.

$$\begin{aligned} \mathsf{R}_{X \,(\mathsf{MIN})} &= \left(\frac{5.5 \mathrm{V} - 0.5 \mathrm{V}}{8.0 \, \mathrm{mA} - 2.4 \, \mathrm{mA}} = \frac{5.0 \mathrm{V}}{5.6 \, \mathrm{mA}}\right) = 893 \Omega \\ \mathsf{R}_{X \,(\mathsf{MAX})} &= \left(\frac{4.5 \mathrm{V} - 2.5 \mathrm{V}}{4 \bullet 250 \, \mathrm{\muA} + 2 \bullet 40 \, \mathrm{\muA}} = \frac{2.0 \mathrm{V}}{1.08 \, \mathrm{mA}}\right) = 1852 \Omega \end{aligned}$$

where:

$$\begin{split} N_1 &= 4 \\ N_2(HIGH) &= 4 \bullet 0.5 \text{ U.L.} &= 2 \text{ U.L.} \\ N_2(LOW) &= 4 \bullet 0375 \text{ U.L.} &= 1.5 \text{ U.L.} \\ I_{OH} &= 250 \ \mu\text{A} \\ I_{OL} &= 8.0 \ \text{mA} \\ V_{OL} &= 0.5V \\ V_{OH} &= 2.5V \end{split}$$

Any values of pull-up resistor between 893Ω and 1852Ω can be used. The lower values yield the fastest speeds while the higher values yield the lowest power dissipation.

Increasing Fanout

To increase fanout, inputs and outputs of gates on the same package may be paralleled to those in a single package to avoid large transient supply currents due to different switching times of the gates. This is not detrimental to the devices, but could cause logic problems if the gates are being used as clock drivers.

Unused Inputs

Theoretically, an unconnected input assumes the HIGH logic level, but practically speaking it is in an undefined logic state because it tends to act as an antenna for noise. Only a few hundred millivolts of noise may cause the unconnected input to go to the logic LOW state. On devices with memory (flip-flops, latches, registers, counters), it is particularly important to terminate unused inputs (MR, PE, PL, CP) properly since a noise spike on these inputs might change the contents of the memory. It is a poor design practice to leave unused inputs floating.

If the logic function calls for a LOW input, such as in NOR or OR gates, the input can be connected directly to ground. For a permanent HIGH signal, unused inputs can be tied directly to V_{CC}. An unused input may also be tied to a used input having the same logic function, such as NAND and AND gates, provided that the driver can handle the added I_{IH} . This practice is not recommended for diode-type inputs in a noisy environment, since each diode represents a small capacitor and two or more in parallel can act as an entry port for negative spikes superimposed on a HIGH level and cause momentary turn-off of Q2.



Section 4 Advanced Schottky TTL Datasheets



Section 4 Contents


54F/74F00 Quad 2-Input NAND Gate	4-6
54F/74F02 Quad 2-Input NOR Gate	4-9
54F/74F04 Hex Inverter	4-12
54F/74F08 Quad 2-Input AND Gate	4-15
54F/74F10 Triple 3-Input NAND Gate	4-18
54F/74F11 Triple 3-Input AND Gate	4-21
54F/74F13 Dual 4-Input NAND Schmitt Trigger	4-24
54F/74F14 Hex Inverter Schmitt Trigger	4-27
54F/74F20 Dual 4-Input NAND Gate	4-30
54F/74F27 Triple 3-Input NOR Gate	4-32
54F/74F30 8-Input NAND Gate	4-35
54F/74F32 Quad 2-Input OR Gate	4-38
54F/74F37 Quad 2-Input NAND Buffer	4-41
54F/74F38 Quad 2-Input NAND Buffer (Open Collector)	4-44
54F/74F40 Dual 4-Input NAND Buffer	4-47
54F/74F51 2-2-2-3 AND-OR-Invert Gate	4-50
54F/74F64 4-2-3-2-Input AND-OR-Invert Gate	4-53
54F/74F74 Dual D-Type Positive Edge-Triggered Flip-Flop	4-56
54F/74F86 Quad 2-Input Exclusive-OR Gate	4-60
54F/74F109 Dual JK Positive Edge-Triggered Flip-Flop	4-63
54F/74F112 Dual JK Negative Edge-Triggered Flip-Flop	4-67
54F/74F113 Dual JK Negative Edge-Triggered Flip-Flop	4-71
54F/74F114 Dual JK Negative Edge-Triggered Flip-Flop w/Common Clocks and Clears	4-75
54F/74F125 Quad Buffer (TRI-STATE)	4-79
54F/74F132 Quad 2-Input NAND Schmitt Trigger	4-82
54F/74F138 1-of-8 Decoder/Demultiplexer	4-85
54F/74F139 Dual 1-of-4 Decoder/Demultiplexer	4-89
54F/74F148 8-Line to 3-Line Priority Encoder	4-93
54F/74F151A 8-Input Multiplexer	4-97
54F/74F153 Dual 4-Input Multiplexer	4-101
54F/74F157A Quad 2-Input Multiplexer	4-105
54F/74F158A Quad 2-Input Multiplexer (Inverted)	4-109
54F/74F160A Synchronous Presettable BCD Decade Counter (Asynchronous Reset)	4-113
54F/74F162A Synchronous Presettable BCD Decade Counter (Synchronous Reset)	4-113
54F/74F161A Synchronous Presettable Binary Counter (Asynchronous Reset)	4-120
54F/74F163A Synchronous Presettable Binary Counter (Synchronous Reset)	4-120
54F/74F164 Serial-In, Parallel-Out Shift Register	4-126
54F/74F168 4-Stage Synchronous Bidirectional Counter	4-130
54F/74F169 4-Stage Synchronous Bidirectional Counter	4-130
54F/74F174 Hex D Flip-Flop w/Master Reset	4-136
54F/74F175 Quad D Flip-Flop	4-140
54F/74F181 4-Bit Arithmetic Logic Unit	4-144
54F/74F182 Carry Lookahead Generator	4-150
54F/74F189 64-Bit Random Access Memory w/TRI-STATE Outputs	4-155
54F/74F190 Up/Down Decade Counter w/Preset and Ripple Clock	4-159
54F/74F191 Up/Down Binary Counter w/Preset and Ripple Clock	4-164
54F/74F192 Up/Down Decade Counter w/Separate Up/Down Clocks	4-169
54F/74F193 Up/Down Binary Counter w/Separate Up/Down Clocks	4-174
· · · · · · · · · · · · · · · · · · ·	

Section 4 Contents (Continued) 54F/74F194 4-Bit Bidirectional Universal Shift Register 4-179 54F/74F219 64-Bit Random Access Memory w/TRI-STATE Outputs..... 4-183 54F/74F240 Octal Buffer/Line Driver w/TRI-STATE Outputs (Inverting) 4-187 54F/74F241 Octal Buffer/Line Driver w/TRI-STATE Outputs 4-187 54F/74F244 Octal Buffer/Line Driver w/TRI-STATE Outputs 4-187 54F/74F242 Quad Bus Transceiver w/TRI-STATE Outputs 4-191 54F/74F243 Quad Bus Transceiver w/TRI-STATE Output 4-192 54F/74F245 Octal Bidirectional Transceiver w/TRI-STATE Outputs 4-195 54F/74F251A 8-Input Multiplexer w/TRI-STATE Outputs 4-199 54F/74F253 Dual 4-Bit Multiplexer w/TRI-STATE Outputs 4-203 54F/74F256 Dual 4-Bit Addressable Latch 4-207 54F/74F257A Quad 2-Input Multiplexer w/TRI-STATE Outputs..... 4-209 54F/74F258A Quad 2-Input Multiplexer w/TRI-STATE Outputs (Inverting) 4-213 54F/74F259 8-Bit Addressable Latch 4-217 54F/74F269 8-Bit Bidirectional Binary Counter 4-219 54F/74F273 Octal D Flip-Flop 4-223 54F/74F280 9-Bit Parity Generator/Checker..... 4-225 54F/74F283 4-Bit Binary Full Adder w/Fast Carry 4-229 54F/74F298 Quad 2-Input Multiplexer with Storage 4-234 54F/74F299 8-Bit Universal Shift/Storage Register w/Common Parallel I/O Pins 4-235 54F/74F322 8-Bit Serial/Parallel Register w/Sign Extend 4-240 54F/74F323 8-Bit Universal Shift/Storage Register w/Synchronous Reset and Common I/O Pins 4-245 54F/74F350 4-Bit Shifter w/TBI-STATE Outputs 4-250 54F/74F352 Dual 4-Input Multiplexer 4-256 54F/74F353 Dual 4-Input Multiplexer w/TRI-STATE Outputs 4-260 54F/74F365 Hex Buffer/Driver w/TRI-STATE Outputs 4-264 54F/74F366 Hex Inverter/Buffer w/TRI-STATE Outputs 4-267 54F/74F368 Hex Inverter/Buffer w/TRI-STATE Outputs 4-267 54F/74F373 Octal Transparent Latch w/TRI-STATE Outputs 4-271 54F/74F374 Octal D-Type Flip-Flop w/TRI-STATE Outputs..... 4-275 54F/74F377 Octal D-Type Flip-Flop w/Clock Enable 4-279 54F/74F378 Parallel D Register with Enable 4-281 54F/74F379 Quad Parallel Register with Enable 4-285 54F/74F381 4-Bit Arithmetic Logic Unit 4-289 54F/74F382 4-Bit Arithmetic Logic Unit 4-295 54F/74F385 Quad Serial Adder/Subtracter 4-301 54F/74F395 4-Bit Cascadable Shift Register w/TRI-STATE Outputs 4-306 54F/74F398 Quad 2-Port Register..... 4-308 54F/74F399 Quad 2-Port Register 4-308 54F/74F401 Cvclic Redundancy Check Generator/Checker 4-313 54F/74F402 Serial Data Polynomial Generator/Checker 4-318 54F/74F403 16 x 4 First-In First-Out Buffer Memory 4-326 54F/74F407 Data Access Register 4-343 54F/74F410 Register Stack—16 x 4 RAM TRI-STATE Output Register 4-350 54F/74F412 Multi-Mode Buffered 8-Bit Latch w/TRI-STATE Outputs 4-354 54F/74F413 64 x 4 First-In First-Out Buffer Memory w/Parallel I/O 4-359 54F/74F420 Paralleled Check Bit/Syndrome Bit Generator 4-363 54F/74F432 Multi-Mode Buffered 8-Bit Latch w/TRI-STATE Output 4-368 54F/74F433 64 x 4 First-In First-Out Buffer Memory 4-374 54F/74F521 8-Bit Identity Comparator 4-388 54F/74F524 8-Bit Registered Comparator 4-392

Section 4 Contents (Continued)

54F/74F525 16-Bit Programmable Counter	4-399
54F/74F533 Octal Transparent Latch w/TRI-STATE Outputs	4-406
54F/74F534 Octal D Flip-Flop w/TRI-STATE Outputs	4-410
54F/74F537 1-of-10 Decoder w/TRI-STATE Outputs	4-414
54F/74F538 1-of-8 Decoder w/TRI-STATE Outputs	4-418
54F/74F539 Dual 1-of-4 Decoder w/TRI-STATE Outputs	4-422
54F/74F540 Octal Buffer/Line Driver w/TRI-STATE Outputs (Inverting)	4-426
54F/74F541 Octal Buffer/Line Driver w/TRI-STATE Outputs	4-426
54F/74F543 Octal Registered Transceiver	4-430
54F/74F544 Octal Registered Transceiver (Inverting in Both Directions)	4-435
54F/74F545 Octal Bidirectional Transceiver w/TRI-STATE Outputs	4-440
54F/74F547 Octal Decoder/Demultiplexer w/Address Latches and Acknowledge	4-443
54F/74F548 Octal Decoder/Demultiplexer w/Acknowledge	4-448
54F/74F550 Octal Registered Transceiver w/Status Flags	4-452
54F/74F551 Octal Registered Transceiver w/Status Flags	4-452
54F/74F552 Octal Registered Transceiver w/Parity and Flags	4-458
54F/74F563 Octal D-Type Latch w/TRI-STATE Outputs	4-464
54F/74F564 Octal D-Type Flip-Flop w/TRI-STATE Outputs	4-468
54F/74F568 4-Bit Bidirectional Decade Counter w/TRI-STATE Outputs	4-472
54F/74F569 4-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	4-472
54F/74F573 Octal D-Type Latch w/TRI-STATE Outputs	4-483
54F/74F574 Octal D-Type Flip-Flop w/TRI-STATE Outputs	4-487
54F/74F579 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	4-491
54F/74F582 4-Bit BCD Arithmetic Logic Unit	4-493
54F/74F583 4-Bit BCD Adder	4-497
54F/74F588 Octal Bidirectional Transceiver with IEEE-488 Termination Resistors and	4-401
TRI-STATE Inputs/Outputs	4-501
54F/74F595 8-Bit Shift Register w/Output Latches	4-505
54F/74F597 8-Bit Shift Register	4-505
-	4-507
54F/74F598 8-Bit Shift Register	
54F/74F620 Inverting Octal Bus Transceiver w/TRI-STATE Outputs	4-511 4-511
54F/74F623 Inverting Octal Bus Transceiver w/TRI-STATE Outputs	
54F/74F632 32-Bit Parallel Error Detection and Correction Circuit	4-513
54F/74F646 Octal Transceiver/Register w/TRI-STATE Outputs	4-525
54F/74F648 Octal Transceiver/Register w/TRI-STATE Outputs	4-525
54F/74F651 Octal Transceiver/Register w/TRI-STATE Outputs (Inverting)	4-532
54F/74F652 Octal Transceiver/Register w/TRI-STATE Outputs	4-532
54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and	
TRI-STATE Outputs	4-538
54F/74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register (Common Serial I/O Pin)	4-543
54F/74F674 16-Bit Serial/Parallel-In, Serial-Out Shift Register (Common Serial I/O Pin)	4-548
54F/74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register	4-550
54F/74F676 16-Bit Serial/Parallel-In, Serial-Out Shift Register	4-554
54F/74F701 Register/Counter/Comparator	4-558
54F/74F702 Read-Back Transceiver	4-560
54F/74F707 400 MHz 8-Bit TTL-ECL Register	4-562
54F/74F710 400 MHz Single Supply TTL-ECL Shift Register	4-564
54F/74F779 8-Bit Bidirectional Binary Counter w/TRI-STATE Outputs	4-566
54F/74F821 10-Bit D-Type Flip-Flop	4-568
54F/74F823 9-Bit D-Type Flip-Flop	4-572
54F/74F825 8-Bit D-Type Flip-Flop	4-576
54F/74F827 10-Bit Buffer/Line Driver	4-580

Section 4 Contents (Continued)	
54F/74F828 10-Bit Buffer/Line Driver	4-580
54F/74F841 10-Bit Transparent Latch	4-585
54F/74F843 9-Bit Transparent Latch	4-589
54F/74F845 8-Bit Transparent Latch	4-593
54F/74F968 1 Megabit Dynamic RAM Controller	4-598
54F/74F978 Octal Flip-Flop w/Serial Scanner	4-610
29F52 8-Bit Registered Transceiver	4-611
29F53 8-Bit Registered Transceiver	4-611
29F68 Dynamic RAM Controller	4-617
29F524 Dual Pipeline Register (7 Deep)	
29F525 Dual Pipeline Register (8 Deep)	4-628



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A _n , B _n Ōn	Inputs Outputs	1.0/1.0 50/33.3	20 µA/-0.6 mA -1 mA/20 mA

4-6

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V


Symbol	Parameter			54F/74I	=	Units	Vcc	Conditions	
Symbol	Гага	meter	Min	Тур	Max	Units	VCC	Conditions	
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = −18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
ΙΉ	Input HIGH Current				20	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
Ι _{ΙL}	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$	
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$	
ICCH	Power Supply Current			1.9	2.8	mA	Max	V _O = HIGH	
ICCL	Power Supply C	urrent		6.8	10.2	mA	Max	V _O = LOW	

8

8

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

	74F		54F		7	4F				
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mil C _L = 50 pF		$T_A, V_{CC} = Com$ $C_L = 50 pF$		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
tPLH	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	ns	2-3
t _{PHL}	A _n , B _n to Õ _n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	115	2-3



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parameter		Parameter		54F/74F			Units	Vcc	Conditions	
Symbol	Faia	meter	Min	Тур	Max	U IIIIS	VCC	Conditions			
VIH	Input HIGH Volte	age	2.0			v		Recognized as a HIGH Signal			
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal			
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$			
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	I _{OH} ≕ −1 mA I _{OH} = −1 mA I _{OH} = −1 mA			
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$			
IIH	Input HIGH Curr	ent			20	μA	Max	$V_{IN} = 2.7V$			
IBAI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V			
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$			
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V			
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$			
ICCH	Power Supply Current			3.7	5.6	mA	Max	V _O = HIGH			
ICCL	Power Supply C	urrent		8.7	13.0	mA	Max	V _O = LOW			

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations										
		74F			54F		7	4F	Units	Fig No
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} == Com C _L = 50 pF				
		Min	Тур	Max	Min	Max	Min	Max		
tPLH	Propagation Delay	2.5	4.4	5.5	2.5	7.5	2.5	6.5	ns	2-3
t _{PHL}	A_n, B_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	115	2-3



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A _n Ōn	Inputs Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)


Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Recommended Operating Conditions

Free Air Ambient Temperature Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Note 2: Either voltage limit or current limit is sufficient to protect inputs.										
DC Electrical Characteristics										
Symbol	Parameter		54F/74F			Units	Vcc	Conditions		
			Min	Тур	Max	•				
V _{IH}	Input HIGH Volta	2.0			v		Recognized as a HIGH Signal			
VIL	Input LOW Volta			0.8	v		Recognized as a LOW Signal			
V _{CD}	Input Clamp Dio			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$			
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$		
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 20 mA		
lθ	Input HIGH Curre			20	μΑ	Max	V _{IN} = 2.7V			
I _{BVI}	Input HIGH Curre Breakdown Test			100	μΑ	Max	V _{IN} = 7.0V			
l _{IL}	Input LOW Curre			-0.6	mA	Max	$V_{IN} = 0.5V$			
los	Output Short-Cir	-60		- 150	mA	Max	V _{OUT} = 0V			
ICEX	Output HIGH Lea			250	μΑ	Max	$V_{OUT} = V_{CC}$			
Іссн	Power Supply Cu		2.8	4.2	mA	Max	V _O = HIGH			
ICCL	Power Supply Cu		10.2	15.3	mA	Max	V _O = LOW			

- 0	AC EI	ectrical Chara	cterist	İCS: See 74F	Section 2 fo		ns and Load	····	ions 1F	[
	Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
			Min	Тур	Max	Min	Max	Min	Max		
	tPLH	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	<u> </u>	
	t _{PHL}	A_n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	ns	2-3



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to +5.5V
twice the rated IOL (mA)

In LOW State (Max) twice the rated IOL (MA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions
Symbol			Min	Тур	Max		*CC	Conditions
ViH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige		_	0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
l _{IH}	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{IN} = 7.0V$
ι _L	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current				250	μΑ	Max	V _{OUT} = V _{CC}
Іссн	Power Supply Current			5.5	8.3	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		8.6	12.9	mA	Max	V _O = LOW


Symbol			74F		5	54F		4F		
	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	3.0	4.2	5.6	2.5	7.5	3.0	6.6		
t _{PHL}	A _n , B _n to O _n	2.5	4.0	5.3	2.0	7.5	2.5	6.3	ns 2–3	


National Semiconductor


54F/74F10 Triple 3-Input NAND Gate

Ordering Code: See Section 5

Logic Symbol







Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
A _n , B _n , C _n Ō _n	Inputs Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA			

우

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	0.51/4- 1.7.01/
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)
Note de Abachite mailleurs atlance and unbur	a housed which the device may

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions
Symbol			Min	Тур	Max	Units	▼CC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diod	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 {\rm mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Чн	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply Current			1.4	2.1	mA	Max	V _O = HIGH
ICCL	Power Supply Cu	urrent		5.1	7.7	mA	Max	V _O = LOW

AC EI	ectrical Chara	cterist	i CS: See	Section 2 fo	or Waveforr	ms and Load	d Configurat	ions		
		74F			54F		74F			
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0		
t PHL	$A_n, B_n, C_n \text{ to } \overline{O}_n$	1.5	3.2	4.3	1.5	6.5	1.5	5.3	ns	2-3



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
A _n , B _n , C _n O _n	Inputs Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA			

╧

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Blas	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

In LOW State (Max) twice the rated IoL (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F	:	Units	vcc	Conditions	
Symbol	Faia	marai	Min	Тур	Max	Units	▼CC	Conditions	
V _{IH}	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Volta	iĝe			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voitage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
l _{iH}	Input HIGH Current				20	μА	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V	
կլ	Input LOW Curre	ent			-0.6	mA	Max	V _{IN} = 0.5V	
los	Output Short-Ci	rcuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	V _{OUT} = V _{CC}	
ICCH	Power Supply C	urrent		4.1	6.2	mA	Max	V _O = HIGH	
ICCL	Power Supply C	urrent		6.5	9.7	mA	Max	Vo = LOW	

AC EI	AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations									
			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A}, V_{CC} = Mii$ $C_{L} = 50 \text{ pF}$		$\begin{array}{l} \textbf{T_{A}, V_{CC} = Com} \\ \textbf{C_{L} = 50 pF} \end{array}$		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
tPLH	Propagation Delay	3.0	4.2	5.6	2.5	7.5	3.0	6.6	-	2-3
t _{PHL}	A _n , B _n , C _n to O _n	2.5	4.1	5.5	2.0	7.5	2.5	6.5	ns	2-3

4.

4-23

1=

National Semiconductor

54F/74F13 Dual 4-Input NAND Schmitt Trigger


General Description


The 'F13 contains two 4-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional NAND gates.

Each circuit contains a 4-input Schmitt trigger followed by level shifting circuitry and a standard FAST® output structure. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive- and negative-going transitions. This hysteresis between the positive-going and negative-going input threshold (typically 800 mV) is determined by resistor ratios and is essentially insensitive to temperature and supply voltage variations.


Connection Diagrams

Ordering Code: See Section 5 Logic Symbol









TL/F/9460-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A _n , B _n , C _n , D _n O n	Inputs Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA

Function Table

	inp	Output		
A	в	С	D	ō
L	х	х	x	н
х	L	х	X	н
х	х	L	X	н
х	х	х	L	н
н	н	н	н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	~0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

-55°C to +125°C
0°C to +70°C
+ 4.5V to + 5.5V
+4.5V to +5.5V

Symbol	Parameter -		Parameter 54F/74F			Units	Vcc	Conditions	
Symbol			Min	Тур	Max	Cinto	•00	Conditions	
V _{T+}	Positive-Going T	hreshold	1.5		2.0	v	5.0		
V _T -	Negative-Going	Threshold	0.7		1.1	V	5.0		
ΔV _T	Hysteresis (V _{T+}	-V _T _)	0.4		_	V	5.0		
V _{CD}	Input Clamp Dioc	le Voltage			-1.2	v	Min	$l_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$i_{OL} = 20 \text{ mA}$ $i_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH Curre	Input HIGH Current			20	μΑ	Max	$V_{\rm IN} = 2.7V$	
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Мах	$V_{IN} = 7.0V$	
IIL	Input LOW Curre	nt			-0.6	mA	Max	$V_{IN} = 0.5V$	
los	Output Short-Circ	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$	
Іссн	Power Supply Cu	Power Supply Current		4.5	8.5	mA	Max	V _O = HIGH	
ICCL	Power Supply Cu	rrent		7.0	10.0	mA	Max	V _O = LOW	

ო	
÷	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations										
			74F		5	4F	7	4F		
Symbol	Parameter	v	$T_A = +25^{\circ}$ $CC = +5.0^{\circ}$ $C_L = 50^{\circ}$ pl	V		c = Mil 50 pF		; = Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
tPLH	Propagation Delay	5.0		10.5	3.0	16.0	4.5	12.0	ns	2-3
tPHL	A_n, B_n, C_n, D_n to \overline{O}_n	9.5		17.5	8.5	22.0	9.5	18.5		2-3



54F/74F14 Hex Inverter Schmitt Trigger


General Description


The 'F14 contains six logic inverters which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totempole output. The Schmitt trigger uses positive feed back to

Ordering Code: See Section 5

Logic Symbol





Connection Diagrams Pin Assignment for LCC and PCC 12 NC O1 NC 11 87654 ō₂ 🗉 ЗŌ GND 10 2 I₀ NC [11] TINC 20 V_{CC} ō3 12 Iz 13 19 ls 14 15 16 17 18

Õ₄NC I₄NC Õ5

TL/F/9461-2

effectively speed-up slow input transition, and provide differ-

ent input threshold voltages for positive and negative-going

transitions. This hysteresis between the positive-going and negative-going input thresholds (typically 800 mV) is deter-

mined internally by resistor ratios and is essentially insensi-

tive to temperature and supply voltage variations.

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
I _n Ōn	Input Output	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA

Function Table

Input	Output
A	ō
L	н
н	L

H = HIGH Voltage Level

L = LOW Voltage Level

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics


Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V


Symbol	ymbol Parameter			54F/74F		Units	Vee	Conditions
Symbol			Min	Тур	Max	Units	Vcc	Contraons
V _{T+}	Positive-Going TI	hreshold	1.5	1.7	2.0	v	5.0V	
V _T -	Negative-Going 7	Threshold	0.7	0.9	1.1	v	5.0V	
ΔV_T	Hysteresis (V _{T+}	-V _T _)	0.4	0.8		v	5.0V	
V _{CD}	Input Clamp Dicde Voltage				1.2	v	Min	l _{IN} =18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	I _{OL} = 20 mA I _{OL} = 20 mA
կյլ	Input HIGH Current				20	μA	Max	$V_{IN} = 2.7V$
hμ	Input LOW Curre	nt			-0.6	mA	Max	V _{IN} = 0.5V
I _{BVI}	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μA	Max	V _{OUT} = V _{CC}
ICCH	Power Supply Cu	rrent			25	mA	Max	V _O = HIGH
ICCL	Power Supply Cu	rrent			25	mA	Max	V _O = LOW


			74F 54F		74F				
Symbol	Parameter	Parameter V _{CC} = +		$ \begin{array}{c c} T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \ \text{pF} \end{array} \end{array} \begin{array}{c} T_{A}, \ V_{CC} = \text{Mil} \\ C_{L} = 50 \ \text{pF} \end{array} $		$T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
		Min	Max	Min	Max	Min	Max		1
t _{PLH}	Propagation Delay	4.0	10.5	4.0	14.0	4.0	11.5		
tPHL	$l_n \rightarrow \overline{O}_n$	3.5	8.5	3.5	10.0	3.5	9.0	ns	2-3

AP,∞









Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A _n , B _n , C _n , D _n o n	Inputs Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA

4-30

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

•
-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to +5.5V
twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Bara	meter		54F/74	F	Units	Vcc	Conditions
Зушьої	Fala	nië(ei	Min	Тур	Max	Onte	•00	
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
ViL	Input LOW Volta	lge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 20 mA
Чн	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
ΊL	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	V _{OUT} = V _{CC}
ССН	Power Supply Current			0.9	1.4	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		3.4	5.1	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations


		74F			54F		74F			
Symbol	Parameter	v,	' _A = +25° _{CC} = +5.0 C _L = 50 pl	V		c = Mii 50 pF		; = Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.4	3.7	5.0	2.0	7.0	2.4	6.0	ns	2-3
t _{PHL}	A _n , B _n , C _n , D _n to \overline{O}_n	1.5	3.2	4.3	1.5	6.5	1.5	5.3	118	2-3


National Semiconductor

54F/74F27 Triple 3-Input NOR Gate


Ordering Code: See Section 5

Logic Symbol






Connection Diagrams



Pin Assignment



TL/F/9539-1

Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
A _n , B _n , C _n Õ _n	Data Inputs Data Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA			

Function Table

	Inputs		Output
An	Bn	Cn	Ōn
L	L	L	н
х	х	н	L
х	н	x	L
н	×	×	L

H = HIGH Voltage Level L = LOW Voltage Level

L = LOW Voltage X = Immaterial

4-32

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions


conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions
	raia	meter	Min	Тур	Max		*00	Conditiona
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Iн	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
^I BVI	Input HIGH Curr Breakdown Test				100	μΑ	Мах	V _{IN} = 7.0V
liL	Input LOW Curre	ent			-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Lea	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
Іссн	Power Supply Cu	urrent		4.0	5.5	mA	Max	V _O = HIGH
ICCL	Power Supply Cu	urrent		8.7	12.0	mA	Max	V _O = LOW

5				-	
		_		-	
	c		v	٠	

AC EI	ectrical Chara	cterist	i cs: See	Section 2 f	or Wavefor	ms and Loa	d Configura	tions		
		74F			5	4F	7	4F		
Symbol	Symbol Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.0	3.8	6.0			1.5	6.5		2-3
t PHL		1.0	2.6	4.0			1.0	4.5	ns	2-3



⁴

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	-	Units	Vcc	Conditions
oyinboi	, uiu		Min	Тур	Max	Unita	•00	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 20 \text{ mA}$
Iн	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply C	urrent		0.5	1.5	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent			4.5	mA	Max	V _O = LOW

			74F		5	4F	7	4F		
Symbol Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
	Min	Тур	Max	Min	Max	Min	Max			
t _{PLH}	Propagation Delay	1.0	3.7	5.0			1.0	5.5		
tPHL	A _n to \overline{O}	1.5	2.8	5.0			1.5	5.5	ns	2-3



4-38

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F	:	Units	Vcc	Conditions
Symbol	Faia	merei	Min	Тур	Max	Units	VCC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} =18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	I _{OH} = −1 mA I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 20 mA
Iн	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
ΙL	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	cuit Current	~60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} = V _{CC}
ICCH	Power Supply C	urrent		6.1	9.2	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		10.3	15.5	mA	Max	V _O = LOW

		74F			54F		74F			
Symbol	Parameter	v	r _A = +25° cc = +5.0 c _L = 50 pl	v v		c = Mil 50 pF	T _A , V _{CC} C _L =	= Com 50 pF	Units	Fi
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	3.0	4.2	5.6	3.0	7.5	3.0	6.6		2-
	An, Bn to On	3.0	4.0	5.3	2.5	7.5	3.0	6.3	ns	2-



	Function Tab	le	_
Ing	outs	Output	
A	В	ō	H = HIGH Voltage Level
L	L	н	L = LOW Voltage Level
L L	н	н	
н	L	н	
н	н	L	

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated lou (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F		Units	Vcc	Conditions	
Cymbol			Min	Тур	Max		*CC		
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signa	
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
Voн	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -15 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	v	Min	l _{OL} = 48 mA l _{OL} = 64 mA	
Ιн	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Curr Breakdown Test				100	μA	Max	V _{IN} = 7.0V	
կլ	Input LOW Curre	ent			-1.2	mA	Max	$V_{IN} = 0.5V$	
los	Output Short-Circuit Current		-100		-225	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	V _{OUT} = V _{CC}	
Іссн	Power Supply C	urrent		3.7	6.0	mA	Max	V _O = HIGH	
ICCL	Power Supply C	urrent		28.0	33.0	mA	Max	V _O = LOW	


AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations										
Symbol		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$54F$ $T_{A}, V_{CC} = Mii$ $C_{L} = 50 \text{ pF}$		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
	Parameter									
			Min	Тур	Max	Min	Max	Min	Max]
t _{PLH}	Propagation Delay	2.0	3.2	5.5			1.5	6.5	ns	2-3
t _{PHL}	A_n , B_n to \overline{O}_n	1.5	2.4	4.5			1.0	5.0	ns	2-3




54F/74F38 Quad Two-Input NAND Buffer (Open Collector)


Ordering Code: See Section 5 Logic Symbol











TL/F/9465-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A _n , B _n Ōn	Inputs Outputs	1.0/1.0 OC*/106.6 (80)	20 µA/−1.2 mA OC*/64 mA (48 mA)

•OC = Open Collector

Function Table

Inp	uts	Output
A	В	Ō
L	L	н
L	н	н
н	L	н
н	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to $+7.0V$
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter	54F/74F			Units	Vcc	Conditions
Symbol	Fatameter	Min	Тур	Max	Unita	*00	
VIH	Input HIGH Voltage	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage		_	0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	v	Min	$l_{\rm IN} = -18 \rm mA$
V _{OL}	Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC}			0.50 0.50	v	Min	$i_{OL} = 20 \text{ mA}$ $i_{OL} = 20 \text{ mA}$
IIH	Input HIGH Current			20	μΑ	Max	V _{IN} = 2.7V
^I BVI	Input HIGH Current Breakdown Test			100	μΑ	Мах	V _{IN} = 7.0V
۱ _{۱۲}	Input LOW Current			-1.2	mA	Max	$V_{IN} = 0.5V$
іонс	Open Collector, Output OFF Leakage Test			250	μΑ	Min	Vout = Vcc
Іссн	Power Supply Current		2.1	7.0	mA	Max	V _O = HIGH
ICCL	Power Supply Current		26.0	30.0	mA	Max	V _O = LOW

œ	
က	

AC EI	AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations									
		74F			5	54F		74F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	6.5	9.7	12.5	6.5	14.5	6.5	13.0		2-3
t _{PHL}	A_n, B_n to \overline{O}_n	1.0	2.1	5.0	1.0	5.5	1.0	5.5	ns	2-3



H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Free Air Ambient Temperature	•
Military	- 55°C to + 125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parameter		54F/74F			Vcc	Conditions	
Symbol	ratameter	Min	Тур	Typ Max Units		VCC	Conditions	
VIH	Input HIGH Voltage	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	v	Min	I _{IN} = -18 mA	
Voh	Output HIGH 54F 10% Voltage Voltage 54F 10% Voltage 74F 10% Voltage 74F 10% Voltage 74F 10% Voltage 74F 5% Voltage 74F 5% Voltage 74F 5% Voltage	2.0 2.2 2.4 2.0 2.4 2.0 2.10 2.10 2.10			v	Min	$l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -15 \text{ mA}$	
V _{OL}	Output LOW 54F 10% Vo Voltage 74F 10% Vo			0.55 0.55	v	Min	$I_{OL} = 48 \text{ mA}$ $I_{OL} = 64 \text{ mA}$	
IIH	Input HIGH Current			20	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test			100	μΑ	Max	V _{IN} = 7.0V	
IIL	Input LOW Current			-1.2	mA	Max	$V_{IN} = 0.5V$	
los	Output Short-Circuit Current	- 100		-225	mA	Max	$V_{OUT} = 0V$	
CEX	Output HIGH Leakage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$	
Іссн	Power Supply Current		1.6	4.0	mA	Max	V _O ≕ HIGH	
ICCL	Power Supply Current		13.0	17.0	mA	Max	V _O = LOW	


Symbol	Parameter	$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$			54F T _A , V _{CC} = Mil C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		t _{PLH}	Propagation Delay	2.0	3.0	6.0			1.5	7.0
tPHL	A_n, B_n, C_n, D_n to \overline{O}_n	1.5	2.5	5.0			1.0	5.5		



54F/74F51 2-2-2-3 AND-OR-Invert Gate


Ordering Code: See Section 5


Logic Symbol




Pin Assignment for DIP, SOIC and Flatpak

Connection Diagrams





Pin Assignment



TL/F/9468-1

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A _n , B _n , C _n , D _n , E _n , F _n ō _n	Inputs Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA

Function Table for 3-Input Gates

	Inputs							
Ao	B ₀	C ₀	D ₀	E ₀	F ₀	Output O 0		
н	н	н	х	х	Х	L		
X	х	Х	н	н	н	L		
All ot	All other combinations							

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Function Table for 2-Input Gates

	Inp	outs		Output		
A ₁	B1	C ₁	D ₁	Output O ₁		
н	н	х	x	L		
х	х	н	н	L		
All oth	All other combinations					

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.


DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial	−55°C to +125°C 0°C to +70°C
Supply Voltage Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	meter		54F/74I	F	Units	Vcc	Conditions	
Symbol	Fala	meter	Min	Тур	Max	Onits	VCC		
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal	
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
IIH	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Мах	V _{IN} = 7.0V	
կլ	Input LOW Curre	ənt			-0.6	mA	Max	V _{IN} = 0.5V	
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	$V_{OUT} = 0V$	
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$	
Іссн	Power Supply C	urrent		1.9	3.0	mA	Max	V _O = HIGH	
ICCL	Power Supply Ci	urrent		5.3	8.5	mA	Max	V _O = LOW	

		74F 54F		4F	$74F$ $T_{A}, V_{CC} = Comm$ $C_{L} = 50 \text{ pF}$					
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF					T _A , V _{CC} = MII C _L = 50 pF		Units	
		Min	Тур	Max	Min	Max	Min	Max	1	
t _{PLH}	Propagation Delay	2.0	3.7	6.0			1.5	6.5		
tPHL	A _n , B _n , C _n , D _n , E _n , F _n to Õ _n	1.0	2.6	4.0			1.0	4.5	ns	2



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

In LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life Impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Dore	meter		54F/74	F	Units	Vaa	Conditions	
oymbol	Para	marai	Min	Тур	Max		Vcc	Conditions	
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Volte	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
IIH	Input HIGH Curr	ent			20	μA	Max	$V_{IN} = 2.7V$	
IBVI	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V	
կլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$	
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$	
ICCH	Power Supply C	urrent		1.9	2.8	mA	Max	V _O = HIGH	
ICCL	Power Supply C	urrent		3.1	4.7	mA	Max	$V_0 = LOW$	

		74F			5	4F	74F			
Symbol	Parameter	v	A = +25° CC = +5.0 CL = 50 pl	v	$T_A, V_{CC} = Mil$ $C_L = 50 pF$		Mii T _A , V _{CC} = Com F C _L = 50 pF		Units	Fig No
		Min	Тур	Max	. Min	Max	Min	Max		
tPLH	Propagation Delay	2.5	4.6	6.5	2.5	8.5	2.5	7.5		2-3
tPHL	A_n, B_n, C_n, D_n to \overline{O}	1.5	3.2	4.5	1.5	6.5	1.5	5.5	ns	2-3

National Semiconductor

54F/74F74 Dual D-Type Positive Edge-Triggered Flip-Flop


General Description

74


The 'F74 is a dual D-type flip-flop with Direct Clear and Set inputs and complementary (Q, \overline{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Ordering Code: See Section 5

Logic Symbols



IEEE/IEC




TL/F/9469-6

Asynchronous Inputs:


LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Connection Diagrams



TL/F/9469-1

Pin Assignment for LCC and PCC



4-56

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
D ₁ , D ₂	Data Inputs	1.0/1.0	20 µA/ - 0.6 mA		
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20 µA/ - 0.6 mA		
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/3.0	20 µA/ – 1.8 mA		
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/3.0	20 µA/ - 1.8 mA		
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA		

Truth Table

	Inp	Outputs			
S _D	C _D	СР	D	Q	Q
L	н	х	х	н	L
н	L	х	х	L	н
L	L	х	х	н	н
н	н	~	h	н	L
н	н		I	L	н
н	н	L	х	Q ₀	\overline{Q}_0

H (h) = HIGH Voltage Level


L (I) = LOW Voltage Level

X = Immaterial

 $Q_0 =$ Previous Q (\overline{Q}) before LOW-to-HIGH Clock Transition

Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.

Logic Diagram



TL/F/9469-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parame	er		54F/74I	F	Units	Vcc	Conditions
Synabol	Falane		Min	Тур	Max	Units	*cc	Conditions
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Volt	age		_	-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Чн	Input HIGH Current		_		20	μΑ	Max	V _{IN} = 2.7V
^I BVI	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{IN} = 7.0V$
Ι _{ΙL}	Input LOW Current				0.6 1.8	mA	Max	$V_{IN} = 0.5V$ $V_{IN} = 0.5V$
los	Output Short-Circuit Cu	rrent	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μA	Max	V _{OUT} = V _{CC}
lcc	Power Supply Current			10.5	16.0	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			54F		74F			
Symbol	Parameter	v	A = +25° CC = +5. CL = 50 p	ov		c = Mii 50 pF		; = Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	125		80		100		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP_n to Q_n or \overline{Q}_n	3.8 4.4	5.3 6.2	6.8 8.0	3.8 4.4	8.5 10.5	3.8 4.4	7.8 9.2	ns	23
t _{PLH} t _{PHL}	Propagation Delay \overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	3.2 3.5	4.6 7.0	6.1 9.0	3.2 3.5	8.0 11.5	3.2 3.5	7.1 10.5	ns	2–3

AC Operating Requirements: See Section 2 for Waveforms


			74F		54F		4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		$\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{CC}} = \mathbf{M}\mathbf{H}$		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D_n to CP_n	2.0 3.0		3.0 4.0		2.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP _n	1.0 1.0		2.0 2.0		1.0 1.0			
t _w (H) t _w (L)	CP _n Pulse Width HIGH or LOW	4.0 5.0		4.0 6.0		4.0 5.0		ns	2-4
t _w (L)	C _{Dn} or S _{Dn} Pulse Width LOW	4.0		4.0		4.0		ns	2-4
t _{rec}	Recovery Time \overline{C}_{Dn} or \overline{S}_{Dn} to CP	2.0		3.0		2.0		ns	2–6





54F/74F86 2-Input Exclusive-OR Gate

Ordering Code: See Section 5

Logic Symbol







Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A _n , B _n O _n	Inputs Outputs	1.0/1.0 50/33.3	20 µA/−0.6 mA −1 mA/20 mA

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions


Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74	F	Units	Vcc	Conditions
Symbol	raianietei	Min	Тур	Max		VCC	
VIH	Input HIGH Voltage	2.0			v		Recognized as a HIGH Sign
VIL	Input LOW Voltage			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Diode Voltage			-1.2	v	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 54F 10% V _{CC} Voltage 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
I _{IH}	Input HIGH Current			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			100	μА	Мах	V _{IN} = 7.0V
կլ	Input LOW Current			-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current			250	μA	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply Current		12	18	mA	Max	V _O = HIGH
ICCL	Power Supply Current		18	28	mA	Max	V _O = LOW

- ------

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

							-			
		74F		54F		74F				
Symbol	Parameter	v	^r A = +25° _{CC} = +5.0 C _L = 50 pl	v		c = Mil 50 pF		; = Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
tplh tphl	Propagation Delay A _n , B _n to O _n (Other Input LOW)	3.0 3.0	4.0 4.2	5.5 5.5	2.5 3.0	7.0 7.0	3.0 3.0	6.5 6.5	ns	2-3
tplh tphl	Propagation Delay A _n , B _n to O _n (Other Input HIGH)	3.5 3.0	5.3 4.7	7.0 6.5	3.5 3.0	8.5 8.0	3.5 3.0	8.0 7.5	ns	2–3



00

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Unit LUaun	Ig/Fall Out. See Section 2 for U.L.	aetinitions	
		54	4F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
$J_1, J_2, \overline{K}_1, \overline{K}_2$	Data Inputs	1.0/1.0	20 µA/ -0.6 mA
CP1, CP2	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/3.0	20 µA/-1.8 mA
$\overline{S}_{D1}, \overline{S}_{D2}$	Direct Set Inputs (Active LOW)	1.0/3.0	20 µA/-1.8 mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA

Truth Table

60


		Inputs			Out	puts
S D	c _D	СР	J	ĸ	Q	Q
L	н	x	х	X	н	L
н	L	х	х	х	L	н
L	L	х	х	х	н	н
н	н	~	Ι	ŀ	L	н
н	н	~	h	I.	Tog	gle
н	н	·	1	h	Qo	\overline{Q}_0
н	Ĥ	<u></u>	h	h	H	L
н	н	L	Х	Х	Q ₀	₫₀

H (h) = HIGH Voltage Level

L (i) = LOW Voltage Level _____ = LOW-to-HIGH Transition

X = immaterial

Logic Diagram (One Half Shown)



TL/F/9471-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F	•	Units	Vcc	Conditions
Symbol	Faid	meter	Mín	Тур	Max	Units	VCC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
VOH	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
կյլ	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curre Breakdown Test				100	μA	Max	V _{IN} = 7.0V
ίιL	Input LOW Curre	ent			0.6 1.8	mA mA	Max Max	
los	Output Short-Cir	rcuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Lea	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
lcc	Power Supply Cu	urrent		11.7	17.0	mA	Max	CP = 0V

109

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F			4F	74F		-	
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			T _A , V _{CC} = Mil C _L = 50 pF		$\begin{array}{c} \textbf{T}_{\textbf{A}}, \textbf{V}_{\textbf{CC}} = \textbf{Com} \\ \textbf{C}_{\textbf{L}} = 50 \textbf{pF} \end{array}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	125		70		90		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP_n to Q_n or \overline{Q}_n	3.8 4.4	5.3 6.2	7.0 8.0	3.8 4.4	9.0 10.5	3.8 4.4	8.0 9.2	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay C _{Dn} or S _{Dn} to Q _n or Q _n	3.2 3.5	5.2 7.0	7.0 9.0	3.2 3.5	9.0 11.5	3.2 3.5	8.0 10.5	ns	2–3

AC Operating Requirements: See Section 2 for Waveforms

		74	ŧF	54	F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		$T_{A}, V_{CC} = Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW J_n or \overline{K}_n to CP _n	3.0 3.0		3.0 4.0		3.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW J_n or \overline{K}_n to CP $_n$	1.0 1.0		1.0 1.0		1.0 1.0			2-0
t _w (H) t _w (L)	CP _n Pulse Width HIGH or LOW	4.0 5.0		4.0 5.0		4.0 5.0		ns	2-4
t _w (L)	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width, LOW	4.0		4.0		4.0		ns	2-4
t _{rec}	Recovery Time C _{Dn} or S _{Dn} to CP	2.0		2.0		2.0		ns	2-6

National Semiconductor

54F/74F112 **Dual JK Negative Edge-Triggered Flip-Flop**

General Description

The 'F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \overline{S}_D or \overline{C}_D prevents clocking and forces Q or Q HIGH, respectively. Simultaneous LOW signals on \overline{S}_D and \overline{C}_D force both Q and \overline{Q} HIGH.


Ordering Code: See Section 5

Logic Symbols

Asynchronous Inputs:

LOW input to SD sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH

Connection Diagrams



for DIP, SOIC and Flatpak l'cc 0 Q2

TL/F/9472-1

3 K,

2 CP.

1 NC

20 V_{CC}

19 Č_{D1}

TL/F/9472-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

			F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 µA/−0.6 mA
CP1, CP2	Clock Pulse Inputs (Active Falling Edge)	1.0/4.0	20 µA/−2.4 mA
$\overline{C}_{D1}, \overline{C}_{D2}$	Direct Clear Inputs (Active LOW)	1.0/5.0	20 µA/−3.0 mA
SD1, SD2	Direct Set Inputs (Active LOW)	1.0/5.0	20 µA/-3.0 mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA

Truth Table

		Inputs			Out	puts
	c ₀	CP	J	к	Q	Ø
L	H	х	х	х	н	L
н	L	х	x	х	L	н
L	L	х	х	х	н	н
н	н	\sim	h	h	Q ₀	Qo
н	н	\sim	1	h	L	н
н	н	\sim	h	I	н	L
н	н	\sim	I.	Ι	Q ₀	\overline{Q}_0

H(h) = HIGH Voltage Level


L(I) = LOW Voltage Level

X = Immaterial = HIGH-to-LOW Clock Transition

 $Q_0(\overline{Q}_0) =$ Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram (One Half Shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient

Free Air Ambient Temperature	
Military	-55°C
Commercial	O °
Supply Voltage	
Military	+ 4.5
Commercial	+ 4.5

-55°C to +125°C 0°C to +70°C

+ 4.5V to + 5.5V + 4.5V to + 5.5V

Symbol	Parameter		54F/74	F	Units	Vcc	Conditions
	r dramo.co	Min	Тур	Max		•00	Conciliona
VIH	Input HIGH Voltage	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH 54F 10% V _{CC} Voltage 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Чн	Input HIGH Current			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			100	μΑ	Max	V _{IN} = 7.0V
μ	Input LOW Current			0.6 2.4 3.0	mA	Max	
los	Output Short-Circuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply Current		12	19	mA	Max	V _O = HIGH
ICCL	Power Supply Current		12	19	mA	Max	V _O = LOW

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			54F T _A , V _{CC} = Mii C _L = 50 pF		$\begin{array}{c c} & 74F \\ \hline T_A, V_{CC} = Com \\ C_L = 50 \text{ pF} \end{array}$		Units	
Symbol	Parameter									Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	85	105				80		MHz	2-
t _{PLH} t _{PHL}	Propagation Delay \overline{CP}_n to Q_n or \overline{Q}_n	2.0 2.0	5.0 5.0	6.5 6.5			2.0 2.0	7.5 7.5	ns	2-

AC Operating Requirements: See Section 2 for Waveforms

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F		74F		
Symbol	Parameter			T _A , V _{CC} = Mil		$\mathbf{T_{A},V_{CC}=Com}$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW J_n or K_n to \overline{CP}_n	4.0 3.0				5.0 3.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW J_n or K _n to \overline{CP}_n	0				0 0			2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.5 4.5				5.0 5.0		ns	2-4
t _w (L)	Puise Width, LOW C _{Dn} or S _{Dn}	4.5				5.0		ns	2-4
t _{rec}	Recovery Time S _{Dn} , C _{Dn} to CP	4.0				5.0		ns	2-6



54F/74F113 Dual JK Negative Edge-Triggered Flip-Flop


General Description


The 'F113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the flip-flop will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse. Asynchronous input: LOW input to \overline{S}_D sets Q to HIGH level Set is independent of clock

Connection Diagrams


Ordering Code: See Section 5


Logic Symbols





Pin Assignment for LCC and PCC





Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	input l _{IH} /l _{IL} Output l _{OH} /l _{OL}
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 µA/−0.6 mA
CP1, CP2	Clock Pulse Inputs (Acitve Falling Edge)	1.0/4.0	20 µA/ − 2.4 mA
S _{D1} , S _{D2}	Direct Set Inputs (Active LOW)	1.0/5.0	20 µA/−3.0 mA
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA

113

Truth Table

	Inpu	Out	puts		
Ŝ₀	CP	J	К	Q	ā
L	х	х	х	н	L
н	\sim	h	h	\overline{Q}_0	Qo
н	\sim	1	h	L	н
н	\sim	h	I.	н	L
н	\sim	I.	I.	Q ₀	\overline{Q}_0


H(h) = HIGH Voltage Level L(l) = LOW Voltage level ~ = HIGH-to-LOW Clock Transition

X = Immaterial

 Q_0 (\overline{Q}_0) = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output prior to the HIGH-to-LOW clock transition.

Logic Diagram (One Half Shown)



TL/F/9473-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74	F	Units	Vcc	Conditions
Symbol	Falantetei	Min	Тур	Max	Units	▼CC	conditions
VIH	Input HIGH Voltage	2.0			v		Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH 54F 10% V _{CC} Voltage 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}				v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Current			20	μA	Max	$V_{IN} = 2.7V$
IBVI	Input HIGH Current Breakdown Test			100	μΑ	Max	V _{IN} = 7.0V
Ι _{ΙL}	Input LOW Current			-0.6 -2.4 -3.0	mA	Max	
lozh	Output Leakage Current			50	μΑ	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage Current			-50	μA	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current			250	μA	Max	$V_{OUT} = V_{CC}$
ICC	Power Supply Current		12	19	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			5	54F		4F		
	Parameter				$T_A, V_{CC} = Mil$ $C_L = 50 pF$		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Мах		
f _{max}	Maximum Clock Frequency	85	105				80		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay \overline{CP}_n to Q_n or \overline{Q}_n	2.0 2.0	4.0 4.0	6.0 6.0			2.0 2.0	7.0 7.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay \overline{S}_{Dn} to Q_n or \overline{Q}_n	2.0 4.5 6.5 2.0 4.5 6.5				2.0 2.0	7.5 7.5	ns	2-3	

AC Operating Requirements: See Section 2 for Waveforms

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	7	4F		
Symbol	Parameter			T _A , V _{CC} = MII		$T_A, V_{CC} = Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW J_n or K_n to \overline{CP}_n	4.0 3.0				5.0 3.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW J _n or K _n to CP _n	0 0				0		113	2-0
t _w (H) t _w (L)	CP _n Pulse Width HIGH or LOW	4.5 4.5				5.0 5.0		ns	2-4
t _w (L)	S _{Dn} Pulse Width, LOW	4.5				5.0		ns	2-4
t _{rec}	S _{Dn} to CP _n Recovery Time	4.0				5.0		ns	2-6




54F/74F114 Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears


General Description


The 'F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on \overline{S}_D or \overline{C}_D prevents clocking and forces Q or \overline{Q} HIGH, respectively. Simultaneous LOW signals on \overline{S}_D and \overline{C}_D force both Q and \overline{Q} HIGH.


Ordering Code: See Section 5

Logic Symbols









Asynchronous Inputs:

Connection Diagrams

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 µA/−0.6 mA		
CP	Clock Pulse Input (Active Falling Edge)	1.0/8.0	20 µA/-4.8 mA		
⊂ _D	Direct Clear Input (Active LOW)	1.0/10.0	20 µA/-6.0 mA		
S _{D1} , S _{D2}	Direct Set Inputs (Active LOW)	1.0/5.0	20 µA/ - 3.0 mA		
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	-1 mA/20 mA		

Truth Table

		Out	puts			
₿ _D	C ₀	CP	J	к	Q	Ø
L	н	x	х	х	н	L
н	L	x	х	х	L	н
L	L	x	х	х	н	н
н	н	\sim	h	h	\overline{Q}_0	Qo
н	н	\sim	1	h	L	н
н	н	\sim	h	I I	н	L
H	Н	\sim	1	I	Q ₀	<u>a</u> o

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

- = HIGH-to-LOW Clock Transition

 $Q_0 (\overline{Q}_0) =$ Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/9474-4

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to +5.5V
twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

J	v	ľ		5
_				

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parameter		54F/74	F	Units	Vcc	Conditions
Symbol	raianiotoi	Min	Тур	Max		VCC	CONTINUES
VIH	Input HIGH Voltage	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage			0.8	v		Recognized as a LOW Signal
VCD	Input Clamp Dicde Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH 54F 10% V _{CC} Voltage 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7		-	v	Min	I _{OH} = −1 mA I _{OH} = −1 mA I _{OH} = −1 mA
VOL	Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
lн	Input HIGH Current			20	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			100	μΑ	Мах	V _{IN} = 7.0V
ΙIL	Input LOW Current			0.6 3.0 8.0 10.0	mA	Max	$ \begin{array}{l} V_{\rm IN} = 0.5V (J_{\rm n}, {\rm K}_{\rm n}) \\ V_{\rm IN} = 0.5V (\overline{{\rm S}}_{\rm Dn}) \\ V_{\rm IN} = 0.5V ({\rm CP}) \\ V_{\rm IN} = 0.5V ({\rm Cp}_{\rm n}) \end{array} $
los	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current			250	μA	Max	V _{OUT} = V _{CC}
ССН	Power Supply Current		12.0	19.0	mA	Max	V _O = HIGH
ICCL	Power Supply Current		12.0	19.0	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F			54F		ŧF		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	75	95				70		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay \overline{CP} to Q_n or \overline{Q}_n	3.0 3.0	5.0 5.5	6.5 7.5			3.0 3.0	7.5 8.5	ns	2–3
t₽LH t _{PHL}	Propagation Delay C _{Dn} or S _{Dn} to Q _n or Q _n	3.0 3.0	4.5 4.5	6.5 6.5			3.0 3.0	7.5 7.5	ns	2–3

AC Operating Requirements: See Section 2 for Waveforms

		74F		54	F	74F			
Symbol Parameter		T _A = +25°C V _{CC} = +5.0V		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW J_n or K _n to CP	4.0 3.0				5.0 3.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW J _n or K _n to CP	0 0				0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.5 4.5				5.0 5.0		ns	2-4
t _w (L)	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width, LOW	4.5				5.0		ns	2-4
t _{rec}	Recovery Time S _{Dn} , Ĉ _{Dn} , to ĈP	4.0				5.0		ns	2-6

National Semiconductor

54F/74F125 Quad Buffer (TRI-STATE®)


Features


High impedance base inputs for reduced loading


Ordering Code: See Section 5

Logic Symbol









TL/F/9475-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
Ā _n , B _n On	Inputs Outputs	1.0/0.033 600/106.6 (80)	20 μΑ/ - 20 μΑ - 12 mA/64 mA (48 mA)			

Function Table

Inp	uts	Output
С	Ā	0
L	L	L
L	н	н
н	х	Z

- H = High Voltage Level L = LOW Voltage Level
- Z = High Impedance
- X = Immaterial

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Giouna Fin	-0.5 10 ± 7.0
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

in LOW State (Max) twice the rated I_{OL} (MA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Symbol	Fare	1119791	Min	Тур	Max	Units	*CC	Conditions	
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Sign	
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Sign	
V _{CD}	Input Ciamp Dio	de Voltage			-1.2	v	Min	l _{IN} = −18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$I_{OH} = -3 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -15 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F_10% V _{CC}			0.55 0.55	v	Min	l _{OL} == 48 mA l _{OL} == 64 mA	
I ^{IIII}	Input HIGH Curr	rent			20	μΑ	Max	V _{IN} = 2.7V	
BVI	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Curr	ent			-20.0	μΑ	Max	V _{IN} = 0.5V	
lozh	Output Leakage	Current			50	μΑ	Max	V _{OUT} = 2.7V	
lozl	Output Leakage	Current			-50	μA	Max	V _{OUT} = 0.5V	
los	Output Short-Ci	rcuit Current	- 100		-225	mA	Max	V _{OUT} = 0V	
CEX	Output HIGH Le	akage Current			250	μΑ	Мах	$V_{OUT} = V_{CC}$	
Izz	Buss Drainage	Test			500	μΑ	0.0V	$V_{OUT} = V_{CC}$	
Іссн	Power Supply C	urrent		18.5	24.0	mA	Мах	V _O = HIGH	
ICCL	Power Supply C	urrent		31.7	40.0	mA	Max	V _O = LOW	
Iccz	Power Supply C	urrent		27.6	35.0	mA	Max	Vo = HIGH Z	

AC Electrical Characteristics	See Section 2 for Waveforms and Load Configurations
--------------------------------------	---

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$54F$ $T_{A}, V_{CC} = MII$ $C_{L} = 50 \text{ pF}$		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$			Fig No	
Symbol	Parameter							Units		
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay	2.0 3.0	4.0 4.6	6.0 7.5			2.0 3.0	6.5 8.0	ns	2–3
tPZH tPZL	Output Enable Time	3.5 3.5	4.7 5.3	7.5 8.0			3.0 3.5	8.5 9.0	ns	2–5
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.5	3.9 4.0	5.5 6.0			1.5 1.5	6.0 6.5	ns	2–5

PRELIMINARY



54F/74F132 Quad 2-Input NAND Schmitt Trigger

General Description


The 'F132 contains four 2-input NAND gates which accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional NAND gates.


Each circuit contains a 2-input Schmitt trigger followed by level shifting circuitry and a standard FAST® output structure. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive and negative-going transitions. This hysteresis between the positive-going and negative-going input threshold (typically 800 mV) is determined by resistor ratios and is essentially insensitive to temperature and supply voltage variations.

Connection Diagrams


Ordering Code: See Section 5

Logic Symbol





Pin Assignment for LCC and PCC



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F					
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}				
A _n , B _n Ō _n	Inputs Outputs	1.0/1.0 50/33.3	20 µA/ − 0.6 mA − 1 mA/20 mA				

Function Table

Inp	uts	Outputs			
A	В	ō			
L	L	н			
L	н	н			
н	L	н			
Чн	н	L L			

H = HIGH Voltage Level

L = LOW Voltage Level



4-82

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to $+5.5V$
twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating

Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Symbol			Min	Тур	Max	O	•00	Conditiona	
V _{T+}	Positive-going Threshold		1.5		2.0	v	5.0		
V _T -	Negative-going T	hreshold	0.7		1.1	v	5.0		
ΔVT	Hysteresis (V _T +	– V _T –)	0.4			v	5.0		
V _{CD}	Input Clamp Diod	e Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 20 mA	
Чн	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V	
BVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
۱ _{IL}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
los	Output Short-Circuit Current		-60		- 150	mA	Max	$V_{OUT} = 0V$	
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$	
Іссн	Power Supply Current				12.0	mA	Мах	V _O = HIGH	
ICCL	Power Supply Current				19.5	mA	Max	$V_0 = LOW$	

132	AC EI	ectrical Chara	cterist	ics: See	Section 2 fo	or Waveforr	ms and Load	d Configurat	tions		
			74F		54F		74F				
	Symbol	Parameter	١	T _A = +25°(/ _{CC} = +5.0 C _L = 50 pF	v		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Fig No
			Min	Тур	Max	Min	Max	Min	Max		
	tPLH	Propagation Delay			7.0					ns	2-3
	t _{PHL}	$A_n, B_n \text{ to } \overline{O}_n$			8.5					115	2-3

National Semiconductor


54F/74F138 1-of-8 Decoder/Demultiplexer


General Description

The 'F138 is a high-speed 1-of-8 decoder/demultiplexer. This device is ideally suited for high-speed bipolar memory chip select address decoding. The multiple input enables allow parallel expansion to a 1-of-24 decoder using just three 'F138 devices or a 1-of-32 decoder using four 'F138 devices and one inverter.

Ordering Code: See Section 5

Logic Symbols






Features

- Demultiplexing capability
- Multiple input enable for easy expansion
- Active LOW mutually exclusive outputs

Connection Diagrams



TL/F/9478-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A0-A2	Address Inputs	1.0/1.0	20 µA/-0.6 mA		
$\overline{E}_1, \overline{E}_2$	Enable Inputs (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
E ₃	Enable Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA		
0 ₀ -0 ₇	Outputs (Active LOW)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F138 high-speed 1-of-8 decoder/demultiplexer accepts three binary weighted inputs (A₀, A₁, A₂) and, when enabled, provides eight mutually exclusive active LOW outputs ($\overline{O}_0 - \overline{O}_7$). The 'F138 features three Enable inputs, two active LOW (E_1 , \overline{E}_2) and one active HIGH (E_3). All outputs will be HIGH unless \overline{E}_1 and \overline{E}_2 are LOW and E_3 is HIGH. This multiple enable function allows easy parallel expansion

of the device to a 1-of-32 (5 lines to 32 lines) decoder with just four 'F138 devices and one inverter (See *Figure 1*). The 'F138 can be used as an 8-output demultiplexer by using one of the active LOW Enable inputs as the data input and the other Enable inputs as strobes. The Enable inputs which are not used must be permanently tied to their appropriate active HIGH or active LOW state.

Truth Table


Inputs								Out	outs				
Ē1	Ë2	E3	A ₀	A1	A ₂	Ō0	ō₁	\overline{O}_2	\overline{O}_3	Ō4	\overline{O}_5	\overline{O}_6	ō,
н	х	х	x	х	х	н	н	н	н	н	н	н	н
X	н	х	X	×	x	н	н	н	н	н	н	н	н
X	х	L	X	x	X	н	н	н	н	н	н	н	н
L	L	н	L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	L	н	L	н	н	н	н	н	н
L	L	н	L	н	L	н	н	L	н	н	н	н	н Ì
L	L	н	н	н	L	н	н	н	L	н	н	н	н
L	L	н	L	L	н	н	н	н	н	L	н	н	н
L	L	н	н	L	н	н	н	н	н	н	L	н	ні
L	L	н	L	н	н	н	н	н	н	н	н	L	н
L	L_	н	н	н	н	н	н	н	н	н	н	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X == Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	0.51/46 1.7.01/
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions


Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74	F	Units	Vcc	Conditions
Symbol	Faia	meter	Min	Тур	Max	Units	VCC	Conditions
V _{IH}	Input HIGH Volta	age	2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 20 \text{ mA}$
ųн	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply C	urrent		13	20	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		13	20	mA	Max	V _O = LOW

138

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			5	4F	7	4F		
Symbol Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		VO	$T_{A}, V_{CC} = MII$ $C_{L} = 50 \text{ pF}$		$T_{A}, V_{CC} = Com$ $C_{L} = 50 pF$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A_n to \overline{O}_n	3.5 4.0	5.6 6.1	7.5 8.0	3.5 4.0	12.0 9.5	3.5 4.0	8.5 9.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	3.5 3.0	5.4 5.3	7.0 7.0	3.5 3.0	11.0 8.0	3.5 3.0	8.0 7.5	ns	2-4
t _{PLH}	Propagation Delay E_3 to \overline{O}_n	4.0 3.5	6.2 5.6	8.0 7.5	4.0 3.5	12.5 8.5	4.0 3.5	9.0 8.5	ns	2-4









54F/74F139 Dual 1-of-4 Decoder/Demultiplexer

General Description

The 'F139 is a high-speed, dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each accepting two inputs and providing four mutually exclusive active LOW outputs. Each decoder has an active LOW Enable input which can be used as a data input for a 4-output demultiplexer. Each half of the 'F139 can be used as a function generator providing all four minterms of two variables.

Ordering Code: See Section 5

Logic Symbols A Ao A A DECODER b DECODER a 0, 0, 0; 0, ٥. 0 TL/F/9479-4 TL/F/9479-3 IEEE/IEC X/Y ō_{0a} 0 A_{Ca} 0_{1a} 1 A_{1a} 2 õ_{2a} 2 FN Ē 3 Ō. Õ_{0b} Anh õ_{1ь} A_{1b} ō_{2b} Ē, Ō_{3b}


Unit Loading/Fan Out: See Section 2 for U.L. definitions

TL/F/9479-7

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A ₀ , A ₁ Ē Ō₀−Ō₃	Address Inputs Enable Inputs (Active LOW) Outputs (Active LOW)	1.0/1.0 1.0/1.0 50/33.3	20 μA/-0.6 mA 20 μA/-0.6 mA -1 mA/20 mA		

Features

- Multifunction capability
- Two completely independent 1-of-4 decoders
- Active LOW mutually exclusive outputs



Connection Diagrams

139

Functional Description

The 'F139 is a high-speed dual 1-of-4 decoder/demultiplexer. The device has two independent decoders, each of which accepts two binary weighted inputs (A₀-A₁) and provides four mutually exclusive active LOW Outputs (\overline{O}_0 - \overline{O}_3). Each decoder has an active LOW enable (\overline{E}). When \overline{E} is HIGH all outputs are forced HIGH. The enable can be used as the data input for a 4-output demultiplexer application. Each half of the 'F139 generates all four minterms of two variables. These four minterms are useful in some applications, replacing multiple gate functions as shown in *Figure 1*, and thereby reducing the number of packages required in a logic network.

Truth Table

	Inputs		Outputs						
Ê	A ₀	A ₁	Ō ₀	\overline{O}_1	\overline{O}_2	ō₃			
н	х	х	н	н	н	н			
L	L	L	L	н	н	н			
L	н	L	н	L	н	н			
L	L	н	н	н	L	н			
L	н	н	н	н	н	L			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial





FIGURE 1. Gate Functions (each half)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V
Commercial Supply Voltage Military	0°C to +70°C +4.5V to +5.5V

Symbol	Para	meter		54F/74F	•	Units	Vcc	Conditions
Symbol	Fala	meter	Min	Тур	Max		VCC	
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	I _{IN} =18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Iн	Input HIGH Curre	ent			20	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curre Breakdown Test				100	μA	Max	V _{IN} = 7.0V
Ι _{ΙL}	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Lea	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
lcc	Power Supply Co	urrent		13	20	mA	Max	

139

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			54F		74F			
Symbol	iymbol Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_A, V_{CC} = Mil$ $C_L = 50 pF$		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
^t PLH ^t PHL	Propagation Delay A_0 or A_1 to \overline{O}_n	3.5 4.0	5.3 6.1	7.5 8.0	2.5 3.5	12.0 9.5	3.0 4.0	8.5 9.0	ns	2-3
^t PLH t _{PHL}	Propagation Delay \overline{E}_1 to \overline{O}_n	3.5 3.0	5.4 4.7	7.0 6.5	3.0 2.5	9.0 8.0	3.5 3.0	8.0 7.5	ns	2–3

National Semiconductor

54F/74F148 8-Line to 3-Line Priority Encoder

General Description


The 'F148 provides three bits of binary coded output representing the position of the highest order active input, along with an output indicating the presence of any active input. It is easily expanded via input and output enables to provide priority encoding over many bits.


Features

- Encodes eight data lines in priority
- Provides 3-bit binary priority code
- Input enable capability
- Signals when data is present on any input
- Cascadable for priority encoding of n bits


Ordering Code: See Section 5

Logic Symbols





Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
ĩo	Priority Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
lī1-lī7	Priority Inputs (Active LOW)	1.0/2.0	$20 \mu \text{A} / - 1.2 \text{mA}$		
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
EO	Enable Output (Active LOW)	50/33.3	-1 mA/20 mA		
GS	Group Signal Output (Active LOW)	50/33.3	-1 mA/20 mA		
$\overline{A}_0 - \overline{A}_2$	Address Outputs (Active LOW)	50/33.3	-1 mA/20 mA		

4

48

4-93

148

Functional Description

The 'F148 8-input priority encoder accepts data from eight active LOW inputs (\tilde{I}_0 - \tilde{I}_7) and provides a binary representation on the three active LOW cutputs. A priority is assigned to each input so that when two or more inputs are simultaneously active, the input with the highest priority is represented on the output, with input line 7 having the highest priority. A HIGH on the Enable Input (\tilde{EI}) will force all outputs of the inactive (HIGH) state and allow new data to set the without producing erroneous information at the outputs

Truth Table

A Group Signal output (\overline{GS}) and Enable Output (\overline{EO}) are provided along with the three priority data outputs (\overline{A}_2 , \overline{A}_1 , \overline{A}_0). \overline{GS} is active LOW when any input is LOW: this indicates when any input is active. \overline{EO} is active LOW when all inputs are HIGH. Using the Enable Output along with the Enable Input allows cascading for priority encoding on any number of input signals. Both \overline{EO} and \overline{GS} are in the inactive HIGH state when the Enable Input is HIGH.


	Inputs									Outputs			
ĒĨ	Î0	Ī1	Ī2	Ī3	Ĩ4	Ī5	Ĩ6	Î7	GS	Ā0	\overline{A}_1	Ā2	ĒŌ
н	x	х	х	х	х	х	х	х	н	н	н	н	н
L	н	Н	н	н	н	н	н	н	н	н	н	н	L
L	X	х	х	х	х	х	х	L	L	L	L	L	н
L	X	х	х	х	х	х	L	н	L	н	L	L	н
L	х	х	х	х	х	L	н	н	L	L	н	L	н
L	x	х	х	х	L	н	н	н	L	н	н	L	н
L	X	х	х	L	н	н	н	н	L	L	L	н	н
L	X	х	L	н	н	н	н	н	L	н	L	н	н
L	X	L	н	н	н	н	н	н	L	L	н	н	н
L	L	н	Н	н	н	н	н	Н	L	н	н	н	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Recommended Operating Conditions

Free Air Ambier

Free Air Ambient Temperature	
Military	55°C to + 125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74F	/74F Units V _{CC}		Vaa	Conditions	
Symbol	Faia	Min	Min Typ Max			▼CC	Conditions		
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} =18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
Iн	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V	
^I BVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
IIL	Input LOW Current				0.6 1.2	mA mA	Max	$ \begin{array}{l} V_{IN}=0.5V (\tilde{l}_0,\overline{E}\tilde{l})\\ V_{IN}=0.5V (\tilde{l}_1-\tilde{l}_7) \end{array} $	
los	Output Short-Circuit Current		-60		- 150	mA	Max	$V_{OUT} = 0V$	
ICEX	Output HIGH Le			250	μA	Max	V _{OUT} = V _{CC}		
ICCH	Power Supply C			35	mA	Max	V _O ≂ HIGH		
ICCL	Power Supply C	urrent			35	mA	Max	V _O = LOW	

4



4-96

54F/74F151A 8-Input Multiplexer


General Description

The 'F151A is a high-speed 8-input digital multiplexer. It provides in one package the ability to select one line of data from up to eight sources. The 'F151A can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

Connection Diagrams

Ordering Code: See Section 5

Logic Symbols



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F				
	Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
	lo-l7	Data Inputs	1.0/1.0	20 µA/−0.6 mA			
	$S_0 - S_2$	Select inputs	1.0/1.0	20 µA/−0.6 mA			
	Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA			
	z	Data Output	50/33.3	-1 mA/20 mA			
l	Z	Inverted Data Output	50/33.3	-1 mA/20 mA			

4

151A

Functional Description

The 'F151A is a logic implementation of a single pole, 8-position switch with the switch position controlled by the state of three Select inputs, S₀, S₁, S₂. Both assertion and negation outputs are provided. The Enable input (\overline{E}) is active LOW. When it is not activated, the negation output is HIGH and the assertion output is LOW regardless of all other inputs. The logic function provided at the output is:

 $\begin{array}{l} Z = \overline{E} \bullet (I_0 \, \overline{S}_2 \, \overline{S}_1 \, \overline{S}_0 + I_1 \, \overline{S}_2 \, \overline{S}_1 \, S_0 + I_2 \, \overline{S}_2 \, S_1 \, \overline{S}_0 + \\ I_3 \, \overline{S}_2 \, S_1 \, S_0 + I_4 \, S_2 \, \overline{S}_1 \, \overline{S}_0 + I_5 \, S_2 \, \overline{S}_1 \, S_0 + \\ I_6 \, S_2 \, S_1 \, \overline{S}_0 + I_7 \, S_2 \, S_1 \, S_0) \end{array}$

The 'F151A provides the ability, in one package, to select from eight sources of data or control information. By proper manipulation of the inputs, the 'F151A can provide any logic function of four variables and its negation.


Truth Table

	Inj	Out	puts		
Ê	S2	S 1	S ₀	Ī	z
н	х	х	х	н	L
L	L	L	L	Ĩ ₀	lo
L	L	L	н	Ī	4
L	L	н	L	Ī2	I2
L	L	н	н	Ī3	lg
L	н	L	L	Ī4	I4
L	н	L	н	Ī5	I5
L	н	н	L	Ĭ ₆	I ₆
L	н	н	н	Ī7	I7

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



Logic Diagram

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated IOL (mA)

IN LOW State (Max) twice the rated IOL (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	

Commercial	0°C
Supply Voltage	
Military	+ 4.5V

Commercial

-55°C to +125°C 0°C to +70°C

+ 4.5V to + 5.5V + 4.5V to + 5.5V

Symbol	Parar		54F/74F	:	Units	Vcc	Conditions	
Symbol	Falai	Min	Тур	Max	Onico	•00	oonanione	
VIH	Input HIGH Volta	ige	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltag	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dioc	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Чн	Input HIGH Curre	ent			20	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V
Ι _{ΙL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Lea			250	μA	Max	$V_{OUT} = V_{CC}$	
lcc	Power Supply Cu	urrent		13.5	21.0	mA	Max	V _O = HIGH

151A

151A

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations


			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = MII$ $C_L = 50 pF$		$T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay S_n to \overline{Z}	4.0 3.2	6.2 5.2	9.0 7.5	3.5 3.0	11.5 8.0	3.5 3.2	9.5 7.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay S _n to Z	4.5 4.0	7.5 6.2	10.5 9.0	4.5 4.0	13.5 9.5	4.5 4.0	12.0 9.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay E to Z	3.0 3.0	4.7 4.4	6.1 6.0	3.0 2.5	7.5 6.5	3.0 2.5	7.0 6.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay Ē to Z	5.0 3.5	7.0 5.3	9.5 7.0	4.0 3.0	12.0 8.0	4.0 3.0	10.5 7.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay I_n to \overline{Z}	3.0 1.5	4.8 2.5	6.5 4.0	2.5 1.5	7.5 6.0	3.0 1.5	7.0 5.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay I _n to Z	3.0 3.7	4.8 5.5	6.5 7.0	2.5 3.5	8.5 9.0	2.5 3.7	7.5 7.5	ns	2-3



54F/74F153 Dual 4-Input Multiplexer

General Description

The 'F153 is a high-speed dual 4-input multiplexer with common select inputs and individual enable inputs for each section. It can select two lines of data from four sources. The two buffered outputs present data in the true (non-inverted) form. In addition to multiplexer operation, the 'F153 can generate any two functions of three variables.



		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
1 _{0a} -1 _{3a}	Side A Data Inputs	1.0/1.0	20 µA/−0.6 mA		
lob-l3P	Side B Data Inputs	1.0/1.0	20 µA/-0.6 mA		
S ₀ , S ₁	Common Select Inputs	1.0/1.0	20 µA/-0.6 mA		
Ē _a Ē _b	Side A Enable Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
Ēb	Side B Enable Input (Active LOW)	1.0/1.0	$20 \mu \text{A} / -0.6 \text{mA}$		
Za	Side A Output	50/33.3	-1 mA/20 mA		
Zb	Side B Output	50/33.3	-1 mA/20 mA		

153

Functional Description

The 'F153 is a dual 4-input multiplexer. It can select two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables (E_a, E_b) which can be used to strobe the outputs independently. When the Enables ($\overline{E}_a, \overline{E}_b$) are HIGH, the corresponding outputs (Z_a, Z_b) are forced LOW. The 'F153 is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two Select inputs. The logic equations for the outputs are as follows:

$$Z_{a} = \overline{E}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet \overline{S}_{0} + I_{3a} \bullet S_{1} \bullet S_{0})$$

$$Z_{b} = \overline{E}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet S_{0})$$

The 'F153 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F153 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

Truth Table


	ect uts	Inputs (a or b)					Output
S ₀	S ₁	Ë	l ₀	Ч	l ₂	l ₃	z
х	х	н	х	х	х	x	L
L	L	L	L	х	х	х	L
L	L	L	н	х	х	x	н
н	L	L	x	L	х	х	L
н	L	L	x	н	х	х	н
L	н	L	x	х	L	x	L
L	н	L	x	х	н	х	н
н	н	L	X	х	x	L	L
н	н	L	x	х	х	н	н

H = HIGH Voltage Level

Logic Diagram

L = LOW

X = Immaterial



TL/F/9482-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Bara	meter		54F/74F		Units	Vcc	Conditions
Symbol	raia	Min Typ Max			VCC	Conditions		
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} =18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	I _{OH} = −1 mA I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V
IBVI	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V
۱ _{۱L}	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$
ICCL	Power Supply Co	urrent		12	20	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

153

	Parameter	$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF} $			54F T _A , V _{CC} = Mii C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
Symbol										
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay S _n to Z _n	4.5 3.5	8.1 7.0	10.5 9.0	4.5 3.5	14.0 11.0	4.5 3.5	12.0 10.5	ns	2-3
^t PLH t _{PHL}	Propagation Delay \overline{E}_n to Z_n	4.5 3.0	7.1 5.7	9.0 7.0	4.5 2.5	11.5 9.0	4.5 2.5	10.5 8.0	ns	2-3
tPLH tPHL	Propagation Delay I _n to Z _n	3.0 2.5	5.3 5.1	7.0 6.5	2.5 2.5	9.0 8.0	3.0 2.5	8.0 7.5	ns	2-3


54F/74F157A Quad 2-Input Multiplexer


General Description


The 'F157A is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using the common Select and Enable inputs. The four outputs present

Ordering Code: See Section 5

Logic Symbols










TL/F/9483-1



Unit Loading/Fan Out: See Section 2 for U.L. definitions

	-					
		54	54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
IOa-IOd	Source 0 Data Inputs	1.0/1.0	20 μA/ 0.6 mA			
I _{1a} -I _{1d}	Source 1 Data Inputs	1.0/1.0	20 µA/ - 0.6 mA			
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA			
S	Select Input		20 µA/-0.6 mA			
Z _a -Z _d	Outputs	50/33.3	-1 mA/20 mA			

4

Functional Description

The 'F157A is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a common Select input (S). The Enable input (Ē) is active LOW. When E is HIGH, all of the outputs (Z) are forced LOW regardless of all other inputs. The 'F157A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$Z_n = \overline{E} \bullet (I_{1n} S + I_{0n} \overline{S})$

A common use of the 'F157A is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The 'F157A can generate any four of the 16 different functions of two variables with one variable common. This is useful for implementing highly irregular logic.


Truth Table

	Inputs					
Ē	S	l ₀	l ₁	z		
н	х	х	х	L		
L	н	х	L	L		
L	н	х	н	н		
L	L	L	х	L		
L	L	н	Х	н		

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



TL/F/9483-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

C
C
C
v
V
۱A
x
5V
۵۱

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambier

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Paramet	er		54F/74	F	Units	Vcc	Conditions
Oymbol	Turamot	01	Min	Тур	Max	onno	•00	Conditiona
VIH	Input HIGH Voltage	2.0			٧		Recognized as a HIGH Signal	
VIL	Input LOW Voltage			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IH	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
ljL	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Cu	rrent	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$
Іссн	Power Supply Current			15	23	mA	Max	V _O = HIGH
ICCL	Power Supply Current			15	23	mA	Max	V _O = LOW

157A AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations 74F 54F 74F $T_A = +25^{\circ}C$ T_A, V_{CC} = Mil T_A, V_{CC} = Com Fig $V_{CC} = +5.0V$ Units Symbol Parameter $C_L = 50 \, pF$ $C_L = 50 \, pF$ No $C_L = 50 \, pF$ Min Тур Max Min Max Min Max 10.0 **t**PLH **Propagation Delay** 4.0 7.0 4.0 12.0 4.0 11.0 2-3 ns t_{PHL} S to Zn 3.0 5.0 7.0 3.0 9.0 3.0 8.0 **Propagation Delay** 7.0 11.0 t_{PLH} 5.0 9.5 5.0 13.0 5.0 ns 2-3 Ē to Zn 2.5 4.5 6.5 2.5 7.5 2.5 7.0 **t**PHL **Propagation Delay** 2.5 4.5 6.0 2.5 7.5 2.5 6.5 **t**PLH 2-3 ns In to Zn 2.5 4.0 5.5 1.5 7.5 2.0 7.0 **t**PHL




54F/74F158A Quad 2-Input Multiplexer


General Description

The 'F158A is a high speed quad 2-input multiplexer. It selects four bits of data from two sources using the common Select and Enable inputs. The four outputs present the selected data in the inverted form. The 'F158A can also generate any four of the 16 different functions of two variables.


Ordering Code: See Section 5

Logic Symbols





Connection Diagrams



TL/F/9484-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
IOa-IOd	Source 0 Data Inputs	1.0/1.0	20 µA/−0.6 mA		
I _{1a} -I _{1d}	Source 1 Data Inputs	1.0/1.0	20 µA/-0.6 mA		
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
S	Select Input	1.0/1.0	20 µA/-0.6 mA		
Z _a −Z _d	Inverted Outputs	50/33.3	-1 mA/20 mA		

158A

58A

Functional Description

The 'F158A quad 2-input multiplexer selects four bits of data from two sources under the control of a common Select input (S) and presents the data in inverted form at the four outputs. The Enable input (\overline{E}) is active LOW. When \overline{E} is HIGH, all of the outputs (\overline{Z}) are forced HIGH regardless of all other inputs. The 'F158A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input.

A common use of the 'F158A is the moving of data from two groups of registers to four common output busses. The particular register from which the data comes is determined by the state of the Select input. A less obvious use is as a function generator. The 'F158A can generate four functions of two variables with one variable common. This is useful for implementing gating functions.

Logic Diagram

Truth Table


	Inp	Outputs		
Ē	s	lo	- I ₁	Z
н	х	х	х	Н
L	L	L	x	н
L	L	н	X	L
L	н	x	L	н
L	н	Х	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

 $\overline{Z}_n = \overline{E} \times (I_{1n} S + I_{0n} \overline{S})$



TL/F/9484-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

	•
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

VVIIditiviig	
Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

4.5V to +5.5V +4.5V to +5.5V

Symbol	Para	meter		54F/74F	:	Units	Vcc	Conditions
Symbol	raia	meter	Min	Тур	Max		*00	Conciliona
VIH	Input HIGH Volta	ige	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dioc	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
цн	Input HIGH Curre	ənt			20	μΑ	Max	V _{IN} = 2.7V
İBVI	Input HIGH Curre Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
۱ _{IL}	Input LOW Curre	ont			-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Cire	cuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Lea	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
lcc	Power Supply Cu	urrent		10	15	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		54	54F		4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay S to \overline{Z}_n	3.0 2.5	5.5 4.5	8.5 6.5	3.0 2.5	10.5 8.0	3.0 2.5	9.5 7.0	ns	2-3
tpLH tpHL	Propagation Delay \overline{E} to \overline{Z}_n	2.5 2.0	4.5 4.0	6.0 6.0	2.5 2.0	8.0 7.0	2.5 2.0	7.0 6.5	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay I _n to Z _n	2.5 1.5	4.0 2.5	5.9 4.0	2.5 1.0	8.5 5.0	2.5 1.5	7.0 4.5	ns	2–3

National Semiconductor

54F/74F160A • 54F/74F162A Synchronous Presettable BCD Decade Counter

General Description

Ordering Code: See Section 5


The 'F160A and 'F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for applications in programmable dividers. There are two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'F160A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The 'F162A has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock. The 'F160A and 'F162A are high speed versions of the 'F160 and 'F162.

Features


- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 120 MHz

Connection Diagrams Pin Assignment for Pin Assignment for LCC and PLCC **DIP, SOIC and Flatpak** 'F160A 'F160A P₃ P₂ NC P₁ P₀ **8** (7) **6** (5) **4** MR 16 Vcc CEP I CP-2 15 TC 3 CP 3 14 Qn Po 2 MR P₁ 4 13 -Q1 NC 11 1 NC 5 12 -Q, P2 PE 12 20 V_{CC} P3' 6 11 •Q. CET 13 19 TC CEP 7 10 -CET • PE GND 8 9 14 15 16 17 18 Q3 Q2 NC Q1 Q0 TL/F/9485-1 TL/F/9485+2 'F162A 'F162A P₃ P₂ NC P₁ P₀ B 7 6 5 4 SR-16 Vcc CP 2 15 TC Po 3 14 -Q₀ 3 CP •Q1 2 SR P1' 13 4 1 NC ·Q2 P2 5 12 PE 12 20 V_{CC} Q3 6 11 P3' CET 13 19 TC CEP 7 10 CET PE GND 8 9 14 15 16 17 18 Q3 Q2 NC Q1 Q0 TL/F/9485-9 TL/F/9485-10

Logic Symbols









TL/F/9485-8

TL/F/9485-3





Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
CEP	Count Enable Parallel Input	1.0/1.0	20 μA/−0.6 mA
CET	Count Enable Trickle Input	1.0/2.0	20 µA/ - 1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	$20 \mu \text{A} / -0.6 \text{mA}$
MR ('F160A)	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA
SR ('F162A)	Synchronous Reset Input (Active LOW)	1.0/2.0	20 µA/ – 1.2 mA
Po-P3	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0/2.0	20 µA/ – 1.2 mA
$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
TC	Terminal Count Output	50/33.3	-1 mA/20 mA

160A • 162A

Functional Description

The 'F160A and 'F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the ('F160A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('F160A), synchronous reset ('F162A), parallel load, count-up and hold. Five control inputs-Master Reset (MR, 'F160A), Synchronous Reset (SR, 'F162A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR ('F160A) or SR ('F162A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

Mode Select Table

*SR	PE	CET	CEP	Action on the Rising Clock Edge ()
L	х	х	х	Reset (Clear)
н	L	х	х	Load ($P_n \rightarrow Q_n$)
н	н	н	н	Count (Increment)
н	н	L	х	No Change (Hold)
н	н	x	L	No Change (Hold)

*For 'F162A only

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial


The 'F160A and 'F162A use D-type edge-triggered flip-flops and changing the \overline{SR} , \overline{PE} , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the 'F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the 'F160A and 'F162A decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

Logic Equations:

Count Enable = CEP
$$\times$$
 CET \times \overrightarrow{PE}
TC = Q₀ \times $\overrightarrow{Q}_1 \times$ $\overrightarrow{Q}_2 \times$ Q₃ \times CET





4-116

160A • 162A

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial	-55°C to +125°C 0°C to +70°C
Supply Voltage Military Commercial	+ 4.5V to + 5.5V + 4.5V to + 5.5V

Symbol	Dara	meter		54F/74	F	Units	Vcc	Conditions		
Symbol	Faia	lieter	Min	Тур	Max	Unita	VCC			
VIH	Input HIGH Volt	age	2.0			٧		Recognized as a HIGH Signal		
VIL	Input LOW Volt	age			0.8	v		Recognized as a LOW Signal		
V _{CD}	Input Clamp Dic	ode Voltage			-1.2	v	Min	l _{IN} = -18 mA		
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$		
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 20 \text{ mA}$		
ĥн	Input HIGH Cur	rent			20	μA	Max	V _{IN} = 2.7V		
I <mark>B∕I</mark>	Input HIGH Cun Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V		
ί _{ΙL}	Input LOW Current				-0.6 -1.2	mA mA	Max Max			
los	Output Short-Ci	rcuit Current	~60		- 150	mA	Max	V _{OUT} = 0V		
ICEX	Output HIGH Le	akage Current			250	μA	Max	V _{OUT} = V _{CC}		
lcc	Power Supply C	urrent		37	55	mA	Max	V _O = HIGH		

			74F		5	4F	7	4F		
Symbol	Symbol Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Count Frequency	100	120		75		90		MHz	2-1
tplH tpHL	Propagation Delay, Count CP to Q _n (PE Input HIGH)	3.5 3.5	5.5 7.5	7.5 10.0	3.5 3.5	9.0 11.5	3.5 3.5	8.5 11.0	ns	2-3
telh tehl	Propagation Delay, Load CP to Q _n (PE Input LOW)	4.0 4.0	6.0 6.0	8.5 8.5	4.0 4.0	10.0 10.0	4.0 4.0	9.5 9.5	ns	2–3
tplh tphl	Propagation Delay CP to TC	5.0 5.0	10.0 10.0	14.0 14.0	5.0 5.0	16.5 15.5	5.0 5.0	15.0 15.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay CET to TC	2.5 2.5	4.5 4.5	7.5 7.5	2.5 2.5	9.0 9.0	2.5 2.5	8.5 8.5	ns	2–3
t _{PHL}	Propagation Delay MR to Q _n ('F160A)	5.5	9.0	12.0	5.5	14.0	5.5	13.0	ns	2-3
t _{PHL}	Propagation Delay MR to TC ('F160A)	4.5	8.0	10.5	4.5	12.5	4.5	11.5	ns	2–3

		74	F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mii		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP ('F160A)	4.0 5.0		5.5 5.5		4.0 5.0		ns	26
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP ('F162A)	5.0 5.0		5.5 5.5		5.0 5.0			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to CP	2.0 2.0		2.5 2.5		2.0 2.0		ns	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE or SR to CP	11.0 8.5		13.5 10.5		11.5 9.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE or SR to CP	2.0 0		2.0 0		2.0 0		- 115	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	11.0 5.0		13.0 6.0		11.5 5.0			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0		0		0		- ns	2-0
t _w (H) t _w (L)	Clock Pulse Width (Load) HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-4
t _w (H) t _w (L)	Clock Pulse Width (Count) HIGH or LOW	4.0 6.0		5.0 8.0		4.0 7.0			2-4
t _w (L)	MR Pulse Width, LOW ('F160A)	5.0		5.0		5.0		ns	2-4
t _{rec}	Recovery Time MR to CP ('F160A)	6.0		6.0		6.0		ns	2-6

National Semiconductor

54F/74F161A • 54F/74F163A Synchronous Presettable Binary Counter

General Description

The 'F161A and 'F163A are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multi-stage counters. The 'F161A has an asynchronous Master-Reset input that overrides all other inputs and forces the outputs LOW. The 'F163A has a Synchronous Reset input that overrides counting and parallel loading and allows the outputs to be simultaneously reset on the rising edge of the clock. The 'F161A and 'F163A are high-speed versions of the 'F161 and 'F163.

Ordering Code: See Section 5

Connection Diagrams


Pin Assignment Pin Assignment for DIP, SOIC and Flatpak for LCC and PCC 'F161A 'F161A P3 P2 NC P1 P0 **WR** 16 87854 • V_{cc} CP 15 TC 2 CEP 🧿 🕽 14 Q Po 3 CEP 9 5 GND 10 NC 11 PE 12 CET 13 P. •Q1 13 P2 5 12 ٠٩, ■ 20 V_{CC} -93 P3* 11 T 🗉 T CEP 7 10 - CET PĒ GND 9 14 15 16 17 18 Q3 Q2 NC Q1 Q0 TL/F/8486-1 TL/F/9486-2 **Pin Assignment Pin Assignment** for DIP. SOIC and Flatpak for LCC and PCC 'F163A 'F163A P₃ P₂ NC P₁ P₀ 8 7 6 5 4 SR 16 ۰v_{cc} CP 15 ·TC -00 Po 14 CEP 🤋 3 CP GND 10 2 SR 13 -Q1 P₁ -Q2 DI NC P2 12 20 V_{CC} -Q3 Ρ3 6 11 13 TC 7 10 -CET CEP - PE GND 8 9 14 15 16 17 18 TL/F/9486-7 Q3 Q2 NC Q1 Q0 TL/F/9486-8

Features

Synchronous counting and loading

High-speed synchronous expansion

Typical count frequency of 120 MHz



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
CEP	Count Enable Parallel Input	1.0/1.0	20 µA/ − 0.6 mA
CET	Count Enable Trickle Input	1.0/2.0	20 µA/ – 1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA
MR ('F161A)	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	$20 \mu \text{A} / -0.6 \text{mA}$
SR ('F163A)	Synchronous Reset Input (Active LOW)	1.0/2.0	$20 \mu\text{A}/-1.2 \text{mA}$
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0/2.0	20 µA/-1.2 mA
Q ₀ -Q ₃	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
TC	Terminal Count Output	50/33.3	−1 mA/20 mA

Functional Description

The 'F161A and 'F163A count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the 'F161A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset ('F161A), synchronous reset ('F163A), parallel load, count-up and hold. Five control inputs-Master Reset (MR, 'F161A), Synchronous Reset (SR, 'F163A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the

Mode Select Table

*SR	PE	CET	CEP	Action on the Rising Clock Edge ()
L	х	x	х	Reset (Clear)
н	L	х	x	Load ($P_n \rightarrow Q_n$)
н	н	н	н	Count (Increment)
н	н	L	х	No Change (Hold)
н	н	х	L	No Change (Hold)

*For 'F163A only

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

X = Immateri


flip-flops on the next rising edge of CP. With \overline{PE} and \overline{MR} ('F161A) or \overline{SR} ('F163A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The 'F161A and 'F163A use D-type edge triggered flip-flops and changing the SR, PE, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.


The Terminal Count (TC) output is HIGH when CET is HIGH and the counter is in state 15. To implement synchronous multi-stage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the 'F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers.

Logic Equations: Count Enable = $CEP \bullet CET \bullet \overline{PE}$

 $\mathsf{TC} = \mathsf{Q}_0 \bullet \mathsf{Q}_1 \bullet \mathsf{Q}_2 \bullet \mathsf{Q}_3 \bullet \mathsf{CET}$



State Diagram



4-123

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74	F	Units	Vcc	Conditions
Oymbol	r ui u		Min	Тур	Max	Ginta	100	Gonamona
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volte	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	l _{OH} = -1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL}
lн	Input HIGH Curr	rent			20	μΑ	Max	$V_{ N} = 2.7V$
IBVI	Input HIGH Cur Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curr	ent			-0.6 -1.2	mA mA	Max Max	
los	Output Short-Ci	rcuit Currenț	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} = V _{CC}
lcc	Power Supply C	urrent		37	55	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol			74F		5	4F	7	4F							
	Parameter	V	^C A = +25° CC = +5.0 CL = 50 pl	v	T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No					
		Min	Тур	Max	Min	Max	Min	Max							
f _{max}	Maximum Count Frequency	100	120		75		90		MHz	2-1					
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n (PE Input HIGH)	3.5 3.5	5.5 7.5	7.5 10.0	3.5 3.5	9.0 11.5	3.5 3.5	8.5 11.0	– ns	26			20	20	2-3
	Propagation Delay CP to Q _n (PE Input LOW)	4.0 4.0	6.0 6.0	8.5 8.5	4.0 4.0	10.0 10.0	4.0 4.0	9.5 9.5		2-3					
t _{PLH} t _{PHL}	Propagation Delay CP to TC	5.0 5.0	10.0 10.0	14.0 14.0	5.0 5.0	16.5 15.5	5.0 5.0	15.0 15.0	ns	2-3					
t _{PLH} t _{PHL}	Propagation Delay CET to TC	2.5 2.5	4.5 4.5	7.5 7.5	2.5 2.5	9.0 9.0	2.5 2.5	8.5 8.5	ns	2-3					
t _{PHL}	Propagation Delay MR to Q _n ('F161A)	5.5	9.0	12.0	5.5	14.0	5.5	13.0	ns	2-3					
t _{PHL}	Propagation Delay MR to TC ('F161A)	4.5	8.0	10.5	4.5	12.5	4.5	11.5	ns	2-3					

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		$T_{A},V_{CC}=Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP	5.0 5.0		5.5 5.5		5.0 5.0	_		2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to CP	2.0 2.0		2.5 2.5		2.0 2.0		ns	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE or SR to CP	11.0 8.5		13.5 10.5		11.5 9.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE or SR to CP	2.0 0		3.6 0		2.0 0		113	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	11.0 5.0		13.0 6.0		11.5 5.0		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0 0		0 0		0		113	2-0
t _w (H) t _w (L)	Clock Pulse Width (Load) HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-4
t _w (H) t _w (L)	Clock Pulse Width (Count) HIGH or LOW	4.0 6.0		5.0 8.0		4.0 7.0		ns	2-4
t _w (L)	MR Pulse Width, LOW ('F161A)	5.0		5.0		5.0		ns	2-4
t _{rec}	Recovery Time MR to CP ('F161A)	6.0		6.0		6.0		ns	2-6

National Semiconductor

54F/74F164 Serial-In, Parallel-Out Shift Register

General Description

The 'F164 is a high-speed 8-bit serial-in/parallel-out shift register. Serial data is entered through a 2-input AND gate synchronous with the LOW-to-HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register, setting all outputs LOW independent of the clock.

Features

- Typical shift frequency of 90 MHz
- Asynchronous Master Reset
- Gated serial data input
- Fully synchronous data transfers

Ordering Code: See Section 5

Logic Symbols Connection Diagrams Pin Assignment for Pin Assignment **DIP. SOIC and Flatpak** for LCC and PCC Q2 NC Q1 NC Q0 MR 0 87654 14 ۵ Vcc R 2 13 ·Q-CF Q3 🗉 🎖 [3] B 12 Qn 3 QR GND 10 Qg Q₈ 2 A ٥. ٥. ٥, Ô. ٥, 0-Q1 11 -Qe NC 11 1 NC 10 Q2 -Q4 20 V_{CC} CP 12 TL/F/9487-3 MR Q₃ 6 9 MR 13 K 19 07 GND 7 ^p 8 IEEE/IEC 14 15 16 17 18 TL/F/9487-1 SRG8 Q4 NC Q5 NC Q6 MR Þ TI /F/9487-2 СР C1/å ۸ 10 Q₀ B ٥. Q2 Q3 QA Q₅ Q₆ · Q7 TL/F/9487-5

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A, B	Data Inputs	1.0/1.0	20 µA/−0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
Q0-Q7	Outputs	50/33.3	1 mA/20 mA		

Functional Description

The 'F164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH.

Each LOW-to-HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q_0 the logical AND of the two data inputs (A • B) that existed before the rising clock edge. A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all Q outputs LOW.

Mode Select Table

Operating	1	nputs		Outputs			
Mode	MR	A	В	Qo	Q1-Q7		
Reset (Clear)	L	x	х	L	ĿL		
	н	1	Т	L	q0-q6		
Shift	н		h	L	q0-de		
Simi	н	h	1	L	q ₀ -q ₆		
	н	i i i L qo-q i i h L qo-q i h i L qo-q	q0-q8				


H(h) = HIGH Voltage Levels

L(I) = LOW Voltage Levels

X = Immaterial

 $q_n \simeq$ Lower case letters indicate the state of the referenced input or output one setup time prior to the LOW-to-HIGH clock transition.





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Doro	meter		54F/74I	•	Units	Vcc	Conditions
Symbol	Faia	1116101	Min	Тур	Max		VCC	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
V _{IL}	Input LOW Volte	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 20 \text{ mA}$
liH	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curr Breakdown Tes				100	μΑ	Мах	V _{IN} = 7.0V
Ι _{ΙL}	Input LOW Curr	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Ci	rcuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current				250	μA	Max	V _{OUT} = V _{CC}
lcc	Power Supply C	urrent		35	55	mA	Max	$CP = HIGH$ $\overline{MR} = GND, A, B = GND$

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F			4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	80	90		50		80		MHz	2-1
tpLH tpHL	Propagation Delay CP to Q _n	3.5 5.0	6.0 7.5	8.0 10.0	3.5 4.0	11.0 13.0	4.5 5.0	9.0 11.0	ns	2–3
^t PHL	Propagation Delay MR to Q _n	5.5	10.5	13.0	5.5	16.0	5.5	14.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

	Symbol Parameter		4F	54	F	74	74F		
Symbol			+ 25°C + 5.0V	T _A , V _{CC}	; = MII	T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A or B to CP	7.0 7.0		7.0 7.0		7.0 7.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A or B to CP	1.0 1.0		1.0 1 <i>.</i> 0		1.0 1.0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 7.0		4.0 7.0		4.0 7.0		ns	2-4
t _w (L)	MR Pulse Width, LOW	7.0		7.0		7.0		ns	2-4
t _{rec}	Recovery Time MR to CP	7.0		7.0		7.0		ns	2-6

68 • 169

National Semiconductor

54F/74F168 • 54F/74F169 **4-Stage Synchronous Bidirectional Counters**

General Description

The 'F168 and 'F169 are fully synchronous 4-stage up/ down counters. The 'F168 is a BCD decade counter; the 'F169 is a modulo-16 binary counter. Both feature a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

Features

- Asynchronous counting and loading
- Built-in lookahead carry capability

TC

QO

Q1


Q₂

Q3


TL/F/9488-9

Presettable for programmable operation

Ordering Code: See Section 5



TL/F/9488-8



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA			
CET	Count Enable Trickle Input (Active LOW)	1.0/2.0	20 µA/-1.2 mA			
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA			
P0-P3	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA			
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA			
U/D	Up-Down Count Control Input	1.0/1.0	20 µA/ -0.6 mA			
Q0-Q3	Flip-Flop Outputs	50/33.3	-1 mA/20 mA			
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA			

Functional Description

The 'F168 and 'F169 use edge-triggered J-K type flip-flops and have no constraints on changing the control or data input signals in either state of the clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over other operations, as indicated in the Mode Select Table. When PE is LOW, the data on the P₀-P₃ inputs enters the flip-flops on the next rising edge of the clock. In order for counting to occur, both CEP and CET must be LOW and PE must be HIGH; the U/D input then determines the direction of counting. The Terminal Count (TC) output is normally HIGH and goes LOW, provided that \overline{CET} is LOW, when a counter reaches zero in the Count Down mode or reaches 9 (15 for the 'F169) in the Count Up mode. The TC output state is not a function of the Count Enable Parallel (\overline{CEP}) input level. The TC output of the 'F168 decade counter can also be LOW in the illegal states 11, 13, and 15, which can occur when power is turned on or via parallel loading. If an illegal state occurs, the 'F168 will return to the legitimate sequence within two counts. Since the TC signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on TC. For this reason the use of TC as a clock signal is not recommended (see logic equations below).

1) Count Enable = CEP • CET • PE

2) Up: ('F168): $\overline{TC} = Q_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet Q_3 \bullet (Up) \bullet \overline{CET}$ ('F169): $\overline{TC} = Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3 \bullet (Up) \bullet \overline{CET}$

3) Down: $\overline{TC} = \overline{Q}_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet \overline{Q}_3 \bullet (Down) \bullet \overline{CET}$


FI68

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram

TL/F/9488-4

168 • 169




TL/F/9488-5


Piease note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

PE	CEP	CET	บ/ชิ	Action on Rising Clock Edge	
L	x	x	x	Load ($P_n \rightarrow Q_n$)	H = HIGH Voltage Level
н	L	L	н	Count Up (Increment)	L = LOW Voltage Level X = Immaterial
н	L	L L	L	Count Down (Decrement)	
н	н	X	X	No Change (Hold)	
н	x	н	X X	No Change (Hold)	

Mode Select Table

State Diagrams





TL/F/9488-7

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C
Commercial	0°C
Supply Voltage	
Military	+ 4.5
Commercial	+ 4.5

55°C to + 125°C 0°C to + 70°C

+ 4.5V to + 5.5V + 4.5V to + 5.5V

Symbol	Dara	meter		54F/74F	•	Units	Vcc	Conditions
Symbol	Fara		Min	Тур	Max	Cinto	VCC	v v
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
ηн	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
[]] BVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
Ι _{ΙL}	Input LOW Current				-0.6 -1.2	mA	Max	$V_{IN} = 0.5V$ (except \overline{CET}) $V_{IN} = 0.5V$ (\overline{CET})
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$
ICCL	Power Supply Current			35	52	mA	Max	$V_{O} = LOW$

'F168

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

							-			
			74F		5	4F	7	74F		
Symbol	Parameter	V	A = +25° CC = +5.(CL = 50 pl	v		_C = MII 50 pF		= Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Count Frequency	100	115				90		MHz	2-1
tpLH tpHL	Propagation Delay CP to Q _n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5			3.0 4.0	9.5 13.0	ns	2-3
^t PLH t _{PHL}	Propagation Delay CP to TC	5.5 4.0	12.0 8.5	15.5 11.0			5.5 4.0	17.0 12.5	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay CET to TC	2.5 2.5	4.5 6.0	6.0 8.0			2.5 2.5	7.0 9.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay U/D to TC	3.5 4.0	8.5 12.5	11.0 16.0			3.5 4.0	12.5 18.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	74	4F		
Symbol	Parameter		+ 25°C + 5.0V	T _A , V _{CC}	; = Mil	T _A , V _{CC}	= Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP	4.0 4.0				4.5 4.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW P_n to CP	3.0 3.0				3.5 3.5			
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	5.0 5.0	_			6.0 6.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0				0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	8.0 8.0				9.0 9.0		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE to CP	0				0			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	11.0 16.5				12.5 18.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/\overline{D} to CP	0				0			2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0				5.5 5.5		ns	2-4

168 • 169

168 • 169

'F169

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F ⊿ = +25°	<u> </u>	54F		74F		-	
Symbol	Parameter	V	A — +25 CC = +5.0 C <u>L</u> = 50 pl	v		c = Mii 50 pF		= Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max	MHz	
f _{max}	Maximum Count Frequency	90			60		70		MHz	2-1
^t PLH t _{PHL}	Propagation Delay CP to Q_n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5	3.0 4.0	12.0 16.0	3.0 4.0	9.5 13.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay CP to TC	5.5 4.0	12.0 8.5	15.5 12.5	5.5 4.0	20.0 15.0	5.5 4.0	17.5 13.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CET to TC	2.5 2.5	4.5 8.5	6.5 11.0	2.5 2.5	9.0 12.0	2.5 2.5	7.0 12.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay U/D to TC	3.5 4.0	8.5 8.0	11.5 12.0	3.5 4.0	16.0 14.0	3.5 4.0	12.5 13.0	ns	2–3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F		
Symbol	Parameter	••	+ 25°C + 5.0V	T _A , V _{CC}	; = Mil	T _A , V _{CC}	= Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP	4.0 4.0		4.5 4.5		4.5 4.5		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to CP	3.0 3.0		3.5 3.5		3.5 3.5			
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	7.0 5.0		8.0 8.0		8.0 6.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEP or CET to CP	0 0.5		0 1.0		0 0.5		115	
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	8.0 8.0		10.0 10.0		9.0 9.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	DW 0 1.0 0 0 0 0			– ns	2-0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/ \overline{D} to CP	11.0 7.0		14.0 12.0		12.5 8.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/\overline{D} to CP	0 0		0		0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 7.0		6.0 9.0		4.5 8.0		ns	24

National Semiconductor

54F/74F174 Hex D Flip-Flop with Master Reset

General Description

The 'F174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

Features


- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset

Ordering Code: See Section 5

Logic Symbols Connection Diagrams Pin Assignment for Pin Assignment DIP. SOIC and Flatpak for LCC and PCC D D D2 D3 D4 D5 Do WR-16 Vcc CF Q₀· 15 05 Q₂ 9 GND 10 NC 11 CP 12 Q₃ 13 D_O •D5 14 МΒ D1 13 D Q, Q1 Q_ ٥. Q_2 Q. Q. Q1 5 12 0 D2 8 11 D₃ Q₂. 10 Q. TL/F/9489-3 GND IEEE/IEC TL/F/9489-1 UD R CI ~0 1D D₀ · Q D1 0 Q2 D2 -D3 Q., D4 -Q_ D₅ Q5 TL/F/9489-5

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
D0-D5	Data Inputs	1.0/1.0	20 µA/−0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA		
MR	Master Reset Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
Q0-Q5	Outputs	50/33.3	-1 mA/20 mA		



Ti /F/9489-2

Functional Description

The 'F174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (\overline{MR}) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (\overline{MR}) will force all outputs LOW independent of Clock or Data inputs. The 'F174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Logic Diagram

Truth Table


	Inputs					
MR	СР	Dn	Qn			
L	x	х	L			
н	~	н	н			
н		L	L			

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOW-to-HIGH Clock Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Storage remperature	-65 C t0 \pm 150 C
Ambient Temperature under Bias	55°C to + 125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

In LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Bara	meter		54F/74	:	Units	Vcc	Conditions
Symbol	Faia	meter	Min	Тур	Max	Çinits	*CC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	I _{IN} =18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	I _{OH} = −1 mA I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$i_{OL} = 20 \text{ mA}$ $i_{OL} = 20 \text{ mA}$
I _{IH}	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} = V _{CC}
Іссн	Power Supply C	urrent		30	45	mA	Max	$CP = \underline{/}$ $D_n = \overline{MR} = HIGH$
ICCL	Power Supply C	urrent		30	45	mA	Мах	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	7	4F		
Symbol	Parameter	Vo	A = +25° CC = +5.0 CL = 50 p	VO		c = Mil 50 pF		; = Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	80			70		80		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n	3.5 4.0	5.5 7.0	8.0 10.0	3.0 4.0	10.0 12.0	3.5 4.0	9.0 11.0	ns	2–3
tPHL	Propagation Delay $\overline{\text{MR}}$ to Q_n	5.0	10.0	14.0	5.0	16.0	5.0	15.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		F	7	4F		
Symbol Paramete	Parameter				T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	4.0 4.0		5.0 5.0		4.0 4.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	0		2.0 2.0		0		110	2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 6.0		5.0 7.5		4.0 6.0		ns	2-4
t _w (L)	MR Pulse Width, LOW	5.0		6.5		5.0		ns	2-4
trec	Recovery Time, MR to CP	5.0		6.0		5.0			2-6

National Semiconductor

54F/74F175 Quad D Flip-Flop


General Description

The 'F175 is a high-speed quad D flip-flop. The device is useful for general flip-flop requirements where clock and clear inputs are common. The information on the D inputs is stored during the LOW-to-HIGH clock transition. Both true and complemented outputs of each flip-flop are provided. A Master Reset input resets all flip-flops, independent of the Clock or D inputs, LOW.

Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- Asynchronous common reset
- True and complement output

Ordering Code: See Section 5



Unit Loading/Fan Out: See Section 2 for U.L. definitions

	54	F/74F
Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
Data Inputs	1.0/1.0	20 µA/−0.6 mA
Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ - 0.6 mA
Master Reset Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA
True Outputs	50/33.3	-1 mA/20 mA
Complement Outputs	50/33.3	—1 mA/20 mA
	Data Inputs Clock Pulse Input (Active Rising Edge) Master Reset Input (Active LOW) True Outputs	Description U.L. HIGH/LOW HIGH/LOW Data Inputs 1.0/1.0 Clock Pulse Input (Active Rising Edge) 1.0/1.0 Master Reset Input (Active LOW) 1.0/1.0 True Outputs 50/33.3

Functional Description

The 'F175 consists of four edge-triggered D flip-flops with individual D inputs and Q and \overline{Q} outputs. The Clock and Master Reset are common. The four flip-flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and \overline{Q} outputs to follow. A LOW input on the Master Reset (\overline{MR}) will force all Q outputs LOW and \overline{Q} outputs HIGH independent of Clock or Data inputs. The 'F175 is useful for general logic applications where a common Master Reset and Clock are acceptable.

Logic Diagram


Truth Table

	Inputs	Out	puts	
MR	CP	Qn	<u>Q</u> n	
L	x	х	L	н
н	~	н	н	L
н	<u>~</u>	L	L	н

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Immaterial
Immaterial
Immaterial
Immaterial
Immaterial
Immaterial
Immaterial



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Bara	meter		54F/74F	:	Units	Vcc	Conditions
Symbol	, raia	illeter	Min	Тур	Max	Onita	•00	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Iн	Input HIGH Curr	rent			20	μA	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curr Breakdown Tes				100	μA	Мах	V _{IN} = 7.0V
۱ _{IL}	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Ci	rcuit Current	-60		-1 50	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
ICC	Power Supply C	urrent		22.5	34.0	mA	Max	$CP = \checkmark$ $D_n = \overline{MR} = HIGH$

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			5	4F	7	ŧF		
Symbol	Parameter	Vo	A = +25° CC = +5. CL = 50 p	VO		c = Mil 50 pF		= Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	140		80		100		MHz	2–1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n or Q _n	4.0 4.0	5.0 6.5	6.5 8.5	3.5 4.0	8.5 10.5	4.0 4.0	7.5 9.5	ns	2-3
t _{PHL}	Propagation Delay MR to Q _n	4.5	9.0	11.5	4.5	15.0	4.5	13.0	ns	2–3
^t PLH	Propagation Delay MR to Q _n	4.0	6.5	8.0	4.0	10.0	4.0	9.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	74	4F		
Symbol Parameter	Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		; = Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	3.0 3.0		3.0 3.0		3.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	1.0 1.0		1.0 1.0		1.0 1.0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 5.0		4.0 5.0		4.0 5.0		ns	2-4
t _w (L)	MR Pulse Width, LOW	5.0		5.0		5.0		ns	2-4
t _{rec}	Recovery Time, MR to CP	5.0		5.0		5.0		ns	2-6

National Semiconductor

54F/74F181 4-Bit Arithmetic Logic Unit

General Description

<u>8</u>


The 'F181 is a 4-bit Arithmetic logic Unit (ALU) which can perform all the possible 16 logic operations on two variables and a variety of arithmetic operations. It is 40% faster than the Schottky ALU and only consumes 30% as much power.

Ordering Code: See Section 5

Logic Symbols

Features

 Full lookahead for high-speed arithmetic operation on long words




Connection Diagrams

Pin Assignment for DIP. SOIC and Flatpak 24 Ē٨ ۰Vac 23 Ā -Ā, • B₁ S₃ 22 **S**₂ 21 · Ā, 20 - Ē2 S₁ 19 - Ā3 Sn 18 - Ē3 c, -G 17 ы Ē, 16 Cn+4 15 - P Ē, 10 F2-11 14 - A=R GND 12 13 Ē,

TL/F/9491-1

Pin Assignment for LCC and PCC



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
$\overline{A}_0 - \overline{A}_3$	A Operand Inputs (Active LOW)	1.0/3.0	20 μA/ – 1.8 mA			
$\overline{B}_0 - \overline{B}_3$	B Operand Inputs (Active LOW)	1.0/3.0	20 µA/ – 1.8 mA			
$S_0 - S_3$	Function Select Inputs	1.0/4.0	20 µA/-2.4 mA			
м	Mode Control Input	1.0/1.0	$20 \mu A / - 0.6 m A$			
Cn	Carry Input	1.0/5.0	A/-3.0 mA با 20 µA/			
$F_0 - F_3$	Function Outputs (Active LOW)	50/33.3	-1 mA/20 mA			
A = B	Comparator Output	OC*/33.3	*/20 mA			
G	Carry Generate Output (Active LOW)	50/33.3	-1 mA/20 mA			
P	Carry Propagate Output (Active LOW)	50/33.3	-1 mA/20 mA			
C _{n + 4}	Carry Output	50/33.3	-1 mA/20 mA			

OC-Open Collector


Functional Description

The 'F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S_0-S_3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on Active HIGH or Active LOW operands. The Function Table lists these operations.

When the Mode Control input (M) is HIGH, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode Control input is LOW, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry lookahead and provides for either ripple carry between devices using the Cn + 4 output, or for carry lookahead between packages using the signals P (Carry Propagate) and G (Carry Generate). In the Add mode, P indicates that F is 15 or more, while G indicates that F is 16 or more. In the Subtract mode P indicates that F is zero or less, while G indicates that F is less than zero. P and G are not affected by carry in. When speed requirements are not stringent, the 'F181 can be used in a simple Ripple Carry mode by connecting the Carry output (Cn+4) signal to the Carry input (Cn) of the next unit. For high speed operation the device is used in conjunction with a carry lookahead circuit. One carry lookahead package is required for each group of four 'F181 devices. Carry lookahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A=B output from the device goes HIGH when all four \overline{F} outputs are HIGH and can be used to indicate logic equivalence over four bits when the unit is in the Subtract mode. The A=B output is open collector and can be wired AND with other A=B outputs to give a comparison for more than four bits. The A=B signal can also be used with the C_{n+4} signal to indicate A>B and A<B.

The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus, select code LHHL generates A minus B minus 1 (2s complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (1s complement), a carry out means borrow; thus a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active LOW inputs producing active LOW outputs or with active HIGH inputs producing active HIGH outputs. For either case the table lists the operations that are performed to the operands labeled inside the logic symbol.



4-146

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Paramete		54F/74	F	Units	Vcc	Conditions		
Symbol	Falance	21	Min	Тур	Max		*cc	Conditions	
VIH	Input HIGH Voltage		2.0		_	V		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vol	tage			- 1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}		54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	I _{OL} = 20 mA I _{OL} = 20 mA	
I _{IH}	Input HIGH Current				20	μA	Max	V _{IN} = 2.7V	
ін	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current				-0.6 -1.8 -2.4 -3.0	mA	Max	$ \begin{array}{l} V_{\text{IN}} = 0.5 V \left(M \right) \\ V_{\text{IN}} = 0.5 V \left(\overline{A}_0, \overline{A}_1, \overline{A}_3, \overline{B}_0, \overline{B}_1, \overline{B}_3 \right. \\ V_{\text{IN}} = 0.5 V \left(S_n, \overline{A}_2, \overline{B}_2 \right) \\ V_{\text{IN}} = 0.5 V \left(C_n \right) \end{array} $	
los	Output Short-Circuit Co	urrent	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$	
ICEX	Output HIGH Leakage	Current			250	μA	Max	$V_0 = V_{CC} (\overline{F}_n, \overline{G}, \overline{P}, C_{n+4})$	
юнс	Open Collector, Outpu OFF Leakage Test	t			250	μΑ	Min	$V_{O} = V_{CC} (A = B)$	
ICCH	Power Supply Current			43	65.0	mA	Max	V _O ≔ HIGH	
ICCL	Power Supply Current			43	65.0	mA	Max	V _O = LOW	

181

4

Table 5-2 'F181 Operation Tables										
	S ₀	S ₁	S2	S 3	Logic (M = H)	Arithmetic (M = L, C ₀ = Inactive)	Arithmetic (M == L, C ₀ == Active)			
	L		 L	L	<u>()</u>	A minus 1	<u>(u 1, 0) /0000</u>			
	Г.	ī	ĩ	Ľ	⊼•ੇ ਰ	A • B minus 1	A • B			
<u> </u>	L L	Ĥ	ĩ	Ĺ	Ā+B	A • B minus 1	A • B			
$- c_{n} \stackrel{A_{0}}{=} B_{0} \stackrel{A_{1}}{=} B_{1} \stackrel{B_{2}}{=} B_{2} \stackrel{A_{3}}{=} B_{3} \stackrel{B_{3}}{=} C_{n}$	Η Ĥ	H	ĩ	L	Logic "1"	minus 1 (2s comp.)	Zero			
	L	L	н	Ē.	A + B	A plus (A + B)	A plus (A + B) plus 1			
A=B	I н	L	н	Ĺ	B	A ● B plus (A + B)	A • B plus (A + B) plus			
- 'F181	Ϊ	Ĥ	H	Ē	ABB	A minus B minus 1	A minus B			
	н	н	н	L	A + 🛱	A + 🛱	A + B plus 1			
	L	L	L	н	Ā∙B	A plus (A + B)	A plus (A + B plus 1			
$-s_3 = s_6 = s_1 = s_7 = s_7 = r_7$	н	L	L	н	A⊕B	A plus B	A plus B plus 1			
<u> </u>	L	н	L	н	В	A ● B plus (A + B)	A • B plus (A + B) plus			
	н	н	L	н	A + B	A + B	A + B plus 1			
a. All Input Data Inverted	L	L	н	н	Logic "0"	A plus A (2 $ imes$ A)	A plus A (2 $ imes$ A) plus 1			
	н	L	н	н	A∙B	A plus A • B	A plus A • B plus 1			
	L .	н	н	н	A • B	A plus A ● B	A plus A • B plus 1			
	н	н	<u>н</u>	<u>н</u>	A	A	A plus 1			
	L	L	L	L	Ā	Α	A plus 1			
	н	L	L	L	$\overline{A + B}$	A + B	A + B plus 1			
	L	н	L	L	Ā∙B	A + 🖥	A + B plus 1			
	н	н	L	L	Logic "0"	minus 1 (2s comp.)	Zero			
C A0 B0 A1 B1 A2 B2 A3 B3	L	L	н	L	Ā∙B	A plus (A ● B)	A plus A ● B plus 1			
	н	L	н	L	B	A • B plus (A + B)	A • B plus (A + B) plus			
M	L	н	н	L	A⊕B	A minus B minus 1	A minus B			
	н	н	н	L	A • B	A • B minus 1	A • B			
	L	L	L	н	$\overline{A} + B$	A plus A • B	A plus A • B plus 1			
s ₂	н	L	L	н	A B	A plus B	A plus B plus 1			
S ₃ F ₀ F ₁ F ₂ F ₃	L	н	L	н	В	$A \bullet B$ plus (A + \overline{B})	A • B plus (A + B) plus			
	н	н	L	н	A • B	A • B minus 1	A • B			
	L	L	н	н	Logic "1"	A plus A (2 \times A)	A plus A (2 \times A) plus 1			
b. All Input Data True	H	L	н	н	A + B	A plus (A + B)	A plus (A + B) plus 1			
b. All input Data True	L	н	н	н	A + B	A plus $(A + \overline{B})$	A plus (A+B) plus 1			
	н	н	н	н	<u>A</u>	A minus 1	A			
	L	L	L	L	Ā	A minus 1	A			
	1 1	L	L	L	⊼ + Β ⊼ ● Β	A • B minus 1	A • B			
$- c_n \stackrel{A_0 B_0 A_1 B_1 A_2 B_2 A_3 B_3}{-} c_{}$	L H	н н	L	L	A • B Logic "1"	A • B minus 1	A • B Zero			
		L	ч	L	Logic I Ã●B	minus 1 (2s comp.)				
s_ A=B	Ι ĥ	L	н	L	B	A plus (A + B) A ● B plus (A + B)	A plus (A + B) plus 1 A • B plus (A + B) plus			
50 'F181	12	Ĥ	н	L	A @ B	A v B plus (A + B) A plus B	A plus B plus 1			
i @	Ιĥ.	н	н	Ľ	A + B	A + B	A + B plus 1			
	12	Ľ		н	$\frac{A+B}{A+B}$	A plus (A + B)	A plus (A + B) plus 1			
$-s_3 F_0 F_1 F_2 F_3 P -$	Η	L	L	н	A + B A + B	A minus B minus 1	A plus (A + B) plus I A minus B			
	12	н	Ľ	н	B	A • B plus (A + B)	A • B plus (A + B) plus			
	Ιĥ.	н	Ľ	н	A + B		A + B plus 1			
c. A Input Data Inverted;	12	L	й	н	Logic "O"	A plus A ($2 \times A$)	A plus A (2 \times A) plus			
B Input Data True	Ι ĥ	Ľ	Ĥ	н	A • B	A plus A • B	A plus A • B plus 1			
	ΪĽ	ĥ	й	й	A • B	A plus A • B	A plus A • B plus 1			
	Н н	н	н	Ĥ	A	A	A plus 1			
	L	L	L	L	Ā	Α	A plus 1			
	н н	Ē	ĩ	Ĺ	А•В	A + B	A + B plus 1			
	L	Ĥ	Ē	Ē	$\overline{A + B}$	A + B	A + B plus 1			
A P. A. P. A. P. A. P.	Ĥ	н	L	L	Logic "0"	minus 1 (2s comp.)	Zero			
	L	L	н	L	а + в	A plus A • B	A plus A • B plus 1			
— ×	н	L	н	L	В	A ● B plus (A + B)	A • B plus (A + B) plus			
— S ₀ A=B	L	н	н	L	A⊕B	A plus B	A plus B plus 1			
	н	н	н	L	A • B	A • B minus 1	A • B			
s	L	L	Ļ	н	Ā●B	A plus A ● B	A plus A • B plus 1			
	н	L	L	н	A⊕B	A minus B minus 1	A minus B			
$S_3 F_0 F_1 F_2 F_3$	L	н	L	н	<u> </u>	A • B plus (A + B)	A • B plus (A + B) plus			
	н	н	L	н	A●B	A • B minus 1	A●B			
	L	L	н	н	Logic "1"	A plus A (2 \times A)	A plus A (2 \times A) plus			
d. A Input Data True;	н	L	н	н	A + B	A plus (A + B)	A plus (A + B) plus 1			
B Input Date Inverted	L	н	н н	н н	A + B A	A plus (A + B) A minus 1	A plus (A + B) plus 1 A			
•	н	н								

			74F			5	4F	7.			
Symbol	Parameter	v	[•] A = +25° cc = +5.0 C _L = 50 pl	v		c = Mil 50 pF	T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
	Path	Mode	Min	Тур	Max	Min	Max	Min	Max		
^I PLH IPHL	Propagation Delay C_n to $C_n + 4$		3.0 3.0	6.4 6.1	8.5 8.0	3.0 3.0	10.0 9.5	3.0 3.0	9.5 9.0	ns	2-:
PLH PHL	Propagation Delay \overline{A} or \overline{B} to C_{n+4}	Sum	5.0 4.0	10.0 9.4	13.0 12.0	5.0 3.5	15.5 16.5	5.0 4.0	14.0 13.0	ns	2-:
PLH PHL	Propagation Delay \overline{A} or \overline{B} to $C_n + 4$	Dif	5.0 5.0	10.8 10.0	14.0 13.0	5.0 4.0	17.0 15.0	5.0 5.0	15.0 14.0	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay C_n to \overline{F}	Any	3.0 3.0	6.7 6.5	8.5 8.5	2.5 2.5	16.0 12.0	3.0 3.0	9.5 9.5	ns	2-:
telh tehl	Propagation Delay \overline{A} or \overline{B} or \overline{G}	Sum	3.0 3.0	5.7 5.8	7.5 7.5	2.5 2.5	9.0 9.5	3.0 3.0	8.5 8.5	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay \overline{A} or \overline{B} to \overline{G}	Dif	3.0 3.0	6.5 7.3	8.5 9.5	2.5 2.5	11.5 11.0	3.0 3.0	9.5 10.5	ns	2-:
t _{PLH}	Propagation Delay Ā or B to P	Sum	3.0 3.0	5.0 5.5	7.0 7.5	2.5 3.0	8.5 9.5	3.0 3.0	8.0 8.5	ns	2-:
PLH PHL	Propagation Delay Ā or B to P	Dif	3.0 4.0	5.8 6.5	7.5 8.5	2.5 3.0	11.0 11.0	3.0 4.0	8.5 9.5	ns	2-
PLH PHL	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_i	Sum	3.0 3.0	7.0 7.2	9.0 10.0	3.0 3.0	14.5 14.5	3.0 3.0	10.0 10.0	ńs	2-
PLH PHL	Propagation Delay \overline{A}_i or \overline{B}_i to \overline{F}_j	Dif	3.0 3.0	8.2 5.0	11.0 11.0	3.0 3.0	17.5 14.5	3.0 3.0	12.0 12.0	ns	2-:
PLH	Propagation Delay Any A or B to Any F	Sum	4.0 4.0	8.0 7.8	10.5 10.0	3.5 4.0	16.5 13.5	4.0 4.0	11.5 11.0	ns	2-
PLH PHL	Propagation Delay Any A or B to Any F	Dif	4.5 3.5	9.4 9.4	12.0 12.0	3.5 3.0	17.5 14.0	4.5 3.5	13.0 13.0	ns	2-
PLH PHL	Propagation Delay \overline{A} or \overline{B} to \overline{F}	Logic	4.0 4.0	6.0 6.0	9.0 10.0	3.5 3.0	14.5 15.5	4.0 4.0	10.0 11.0	ns	2-
PLH PHL	Propagation Delay \overline{A} or \overline{B} to $A = B$	Dif	11.0 6.0	18.5 9.8	27.0 12.5	8.0 5.5	35.0 21.0	11.0 6.0	29.0 13.5	ns	2-

National Semiconductor

54F/74F182 Carry Lookahead Generator

General Description

The 'F182 is a high-speed carry lookahead generator. It is generally used with the 'F181 or 'F381 4-bit arithmetic logic units to provide high-speed lookahead over word lengths of more than four bits.


Ordering Code: See Section 5

Logic Symbols



- Provides lookahead carries across a group of four ALUs
- Multi-level lookahead high-speed arithmetic operation over long word lengths

Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
Cn	Carry Input	1.0/2.0	20 μA/-1.2 mA			
$\overline{G}_0, \overline{G}_2$	Carry Generate Inputs (Active LOW)	1.0/14.0	20 µA/−8.4 mA			
G ₁	Carry Generate Input (Active LOW)	1.0/16.0	20 µA/-9.6 mA			
G ₃	Carry Generate Input (Active LOW)	1.0/8.0	20 μA/-4.8 mA			
P ₀ , P ₁	Carry Propagate Inputs (Active LOW)	1.0/8.0	20 µA/−4.8 mA			
P ₂	Carry Propagate Input (Active LOW)	1.0/6.0	20 µA/−3.6 mA			
P ₃	Carry Propagate Input (Active LOW)	1.0/4.0	20 µA/-2.4 mA			
$C_{n+x}-C_{n+z}$	Carry Outputs	50/33.3	-1 mA/20 mA			
G	Carry Generate Output (Active LOW)	50/33.3	-1 mA/20 mA			
P	Carry Propagate Output (Active LOW)	50/33.3	1 mA/20 mA			

Functional Description

The 'F182 carry lookahead generator accepts up to four pairs of Active LOW Carry Propagate $(\overline{P}_0-\overline{P}_3)$ and Carry Generate $(\overline{G}_0-\overline{G}_3)$ signals and an Active HIGH Carry input (C_n) and provides anticipated Active HIGH carries (C_n+x,C_{n+y},C_{n+2}) across four groups of binary adders. The 'F182 also has Active LOW Carry Propagate (\overline{P}) and Carry Generate (\overline{G}) outputs which may be used for further levels of lookahead. The logic equations provided at the outputs are:


C _{n+x}	$= G_0 + P_0C_n$
C _{n+y}	$= G_1 + P_1G_0 + P_1P_0C_n$
C _{n+z}	$= G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n$
G	$= \overline{G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0}$
Р	$=\overline{P_2P_2P_1P_0}$

Also, the 'F182 can be used with binary ALUs in an active LOW or active HIGH input operand mode. The connections (*Figure 1*) to and from the ALU to the carry lookahead generator are identical in both cases. Carries are rippled between lookahead blocks. The critical speed path follows the circled numbers. There are several possible arrangements for the carry interconnects, but all achieve about the same speed. A 28-bit ALU is formed by dropping the last 'F181 or 'F381.

Truth Table

			1	nput	8					Out	puts		
Cn	$\overline{\mathbf{G}}_{0}$	P ₀	\overline{G}_1	P ₁	\overline{G}_2	₽ ₂	$\overline{\mathbf{G}}_{3}$	Ρ ₃	C _{n+x}	Cn+y	Cn+z	G	P
X L X H	H H L X	H X X L							L L H H				
XXLXXH	XHHXLX	XHXXXL	HHHLXX	HXXXLL						L L L H H H			
XXXLXXXH	XXHHXXLX	XXHXXXL	X H H H X L X X	XHXXXLL	HHHLXXX	HXXXLLL							
	XXXHXXXL		XXHHXXLX	XXHXXXL	XHHHXLXX	XHXXXLL	HHHLXXX	HXXXLLL				HHHLLL	
		HXXXL		XHXXL		XXHXL		XXXHL					HHHHL

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Te

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Para		54F/74	F	Units	Vcc	Conditions	
Symbol	Faia	meter	Min	Тур	Max	Onto	•00	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Sign
VIL	Input LOW Volta	age			0.8	v	_	Recognized as a LOW Signa
V _{CD}	Input Clamp Dic	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 20 \text{ mA}$
I _{IH}	Input HIGH Curr			20	μA	Max	$V_{IN} = 2.7V$	
I _{BVi}	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{IN} = 7.0V$
Ι _{ΙĽ}	Input LOW Current				-1.2 -2.4 -3.6 -4.8 -8.4 -9.6	mA	Max	$\begin{array}{l} V_{IN} = 0.5V \left(C_{n} \right) \\ V_{IN} = 0.5V \left(\overline{P}_{3} \right) \\ V_{IN} = 0.5V \left(\overline{P}_{2} \right) \\ V_{IN} = 0.5V \left(\overline{G}_{3} , \overline{P}_{0} , \overline{P}_{1} \right) \\ V_{IN} = 0.5V \left(\overline{G}_{0} , \overline{G}_{2} \right) \\ V_{IN} = 0.5V \left(\overline{G}_{1} \right) \end{array}$
los	Output Short-Circuit Current		-60		- 150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
^I ссн	Power Supply C	urrent		18.4	28.0	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		23.5	36.0	mA	Max	$V_{O} = LOW$

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		54F T _A , V _{CC} = Mii C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
Symbol	Parameter									
		Min	Тур	Max	Min	Max	Min	Max		
t₽LH t₽HL	Propagation Delay C _n to C _{n + x} , C _{n + y} , C _{n + z}	3.0 3.0	6.6 6.8	8.5 9.0	3.0 3.0	12.0 11.0	3.0 3.0	9.5 10.0	ns	2–3
tplH tpHL	Propagation Delay \overline{P}_0 , \overline{P}_1 , or \overline{P}_2 to C_{n+x} , C_{n+y} , or C_{n+z}	2.5 1.5	6.2 3.7	8.0 5.0	2.5 1.0	11.0 7.0	2.5 1.5	9.0 6.0	ns	2–3
tplH tpHL	Propagation Delay \overline{G}_0 , \overline{G}_1 , or \overline{G}_2 to C_{n+x} , C_{n+y} , or C_{n+z}	2.5 1.5	6.5 3.9	8.5 5.2	2.5 1.0	11.0 7.0	2.5 1.5	9.5 6.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay \overline{P}_1 , \overline{P}_2 , or \overline{P}_3 to \overline{G}	3.0 3.0	7.9 6.0	10.0 8.0	3.0 2.5	12.0 10.0	3.0 3.0	11.0 9.0	ns	2–3
t _{PLH}	Propagation Delay \overline{G}_n to \overline{G}	3.0 3.0	8.3 5.7	10.5 7.5	3.0 2.5	12.0 10.0	3.0 3.0	11.5 8.5	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay Pn to P	3.0 2.5	5.7 4.1	7.5 5.5	2.5 2.5	10.0 8.0	3.0 2.5	8.5 6.5	ns	2-3

National Semiconductor

54F/74F189 64-Bit Kandom Access Memory with TRI-STATE® Outputs

General Description


The 'F189 is a high-speed 64-bit RAM organized as a 16word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are TRI-STATE and are in the high impedance state whenever the Chip Select ($\overline{\rm CS}$) input is HIGH. The outputs are active only in the Read mode and the output data is the complement of the stored data.

Features

- TRI-STATE outputs for data bus applications
- Buffered inputs minimize loading
- Address decoding on-chip
- Diode clamped inputs minimize ringing


Connection Diagrams

Ordering Code: See Section 5 Logic Symbols



Pin Assignment for DIP, SOIC and Flatpak 16 Ao ۰Vcc cs-15 -A1 2 WE -3 14 A2 Do 13 • 🗛 ō٥ 5 12 -D3 • ō3 D. 11 õ₁-10 •D2 GND 8 ō2 TL/F/9493-2

Pin Assignment for LCC and PCC



TL/F/9493-3

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A0-A3	Address Inputs	1.0/1.0	20 µA/ −0.6 mA		
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/ - 1.2 mA		
WE	Write Enable Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
D0-D3	Data Inputs	1.0/1.0	20 µA/ - 0.6 mA		
$\overline{O}_0 - \overline{O}_3$	Inverted Data Outputs	150/40 (33.3)	-3.0 mA/24 mA (20 mA)		


Function Table

Inputs		Operation	Condition of Outputs			
CS	WE	operation	condition of outputs			
L	L	Write	High Impedance			
L	н	Read	Complement of Stored Data			
н	X Inhibit		High Impedance			

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

Block Diagram



TL/F/9493-5

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C				
Ambient Temperature under Bias	-55°C to +125°C				
Junction Temperature under Bias	-55°C to +175°C				
V _{CC} Pin Potential to					
Ground Pin	-0.5V to +7.0V				
Input Voltage (Note 2)	-0.5V to +7.0V				
Input Current (Note 2)	-30 mA to +5.0 mA				
Voltage Applied to Output					
in HIGH State (with V _{CC} = 0V)					
Standard Output	-0.5V to V _{CC}				
TRI-STATE Output	-0.5V to +5.5V				
Current Applied to Output					
in LOW State (Max)	twice the rated IOL (mA)				

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions
oymbol			Min	Тур	Max	Ginta	•00	
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dioc	de Voltage			-1.2	v	Min	$l_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	I _{OL} = 20 mA I _{OL} = 24 mA
IH	Input HIGH Current				20	μA	Max	V _{IN} = 2.7V
^I BVI	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Current				-0.6 -1.2	mA	Max	$V_{IN} = 0.5V$ (except \overline{CS}) $V_{IN} = 0.5V$ (\overline{CS})
IOZH	Output Leakage Current				50	μΑ	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage Current				-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$
lzz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$
lccz	Power Supply Current			37	55	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	7.	ŧF		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		*T _A , V _{CC} = Mil C _L = 50 pF		$T_A, V_{CC} = Com$ $C_L = 50 pF$		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Access Time, HIGH or LOW A_n to \overline{O}_n	10.0 8.0	18.5 13.5	26.0 19.0	9.0 8.0	32.0 23.0	10.0 8.0	27.0 20.0	ns	2-3
t _{PZH} t _{PZL}	Access Time, HIGH or LOW \overline{CS} to \overline{O}_n	3.5 5.0	6.0 9.0	8.5 13.0	3.5 5.0	10.5 15.0	3.5 5.0	9.5 14.0	ns	2-5
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW \overline{CS} to \overline{O}_n	2.0 3.0	4.0 5.5	6.0 8.0	2.0 2.5	8.0 10.0	2.0 3.0	7.0 9.0	ns	2-5
t _{PZH} t _{PZL}	Write Recovery Time, HIGH or LOW WE to O _n	6.5 6.5	15.0 11.0	28.0 15.5	6.5 6.5	37.5 17.5	6.5 6.5	23.5 16.5	ns	2-5
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW \overline{WE} to \overline{O}_n	4.0 5.0	7.0 9.0	10.0 13.0	3.5 5.0	12.0 15.0	4.0 5.0	11.0 14.0	ns	2–5

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F	1	
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		*T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n to WE	0		0 0		0			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to WE	2.0 2.0		2.0 2.0		2.0 2.0		ns	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to WE	10.0 10.0		11.0 11.0		10.0 10.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to WE	0 0		2.0 2.0		00		ns	2–6
t _s (L)	Setup Time, LOW	0		0		0			
t _h (L)	Hold Time, LOW	6.0		7.5		6.0		ns	2-6
t _w (L)	WE Pulse Width, LOW	6.0		7.5		6.0		ns	2-4

 $^{\circ}T_{A} = -40^{\circ}C$ to +125°C

54F/74F190 Up/Down Decade Counter with Preset and Ripple Clock

General Description

The 'F190 is a reversible BCD (8421) decade counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F190 to be used in programmable dividers. The Count Enable input, the Terminal Count output and the Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.


Features


- High-speed—125 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load


Connection Diagrams

Cascadable

Ordering Code: See Section 5 Logic Symbols







Unit Loading/Fan Out: See Section 2 for U.L. definitions

ſ			54F/74F			
	Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
	ĈĒ	Count Enable Input (Active LOW)	1.0/3.0	20 μA/ – 1.8 mA		
	CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ - 0.6 mA		
	P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA		
	PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
	Ū/D	Up/Down Count Control Input	1.0/1.0	20 μA/ 0.6 mA		
	$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
	RC	Ripple Clock Output (Active LOW)	50/33.3	— 1 mA/20 mA		
	тс	Terminal Count Output (Active HIGH)	50/33.3	-1 mA/20 mA		
÷.						

Functional Description

The 'F190 is a synchronous up/down BCD decade counter containing four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations. It has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs (Po-Pa) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table. A HIGH signal on the CE input inhibits counting. When CE is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the U/D input signal, as indicated in the Mode Select Table, CE and U/D can be changed with the clock in either state. provided only that the recommended setup and hold times are observed.

RC Truth Table

	Output		
CE	TC*	СР	RC
L	Н		<u> </u>
н	х	х	н
Х	L	x	н

*TC is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


LOW-to-HIGH Clock Transition
U = LOW Pulse


State Diagram

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the countdown mode or reaches 9 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes. The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters. For a discussion and illustrations of the various methods of implementing multistage counters, please see the 'F191 data sheet.

Mode Select Table

	In	puts	Mode	
PL	ĈĒ	Ū/D CP		moue
н	L	L	/	Count Up
н	L	н	~	Count Down
L	х	х	х	Preset (Asyn.)
Н	н	х	х	No Change (Hold)





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Dara	meter		54F/74	F	Units	Vcc	Conditions
Symbol	Fala	merei	Min	Тур	Max	Units	+00	Conditions
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dic	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
Voh	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			- v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	I _{OL} = 20 mA I _{OL} = 20 mA
Чн	Input HIGH Cur	rent			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Current				-0.6 -1.8	mA	Max	$V_{IN} = 0.5V$, except \overline{CE} $V_{IN} = 0.5V$, \overline{CE}
los	Output Short-Circuit Current		60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	VOUT = VCC
ICCL	Power Supply C	urrent		38	55	mA	Мах	V _O = LOW

			74F		5	4F	74	4F		
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = MII C _L = 50 pF		$\begin{bmatrix} T_A, V_{CC} = Com \\ C_L = 50 pF \end{bmatrix}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	125		75		90		MHz	2-1
tplh tphl	Propagation Delay CP to Q _n	3.0 5.0	5.5 8.5	7.5 11.0	3.0 5.0	9.5 13.5	3.0 5.0	8.5 12.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to TC	6.0 5.0	10.0 8.5	13.0 11.0	6.0 5.0	16.5 13.5	6.0 5.0	14.0 12.0		
t _{PLH} t _{PHL}	Propagation Delay CP to RC	3.0 3.0	5.5 5.0	7.5 7.0	3.0 3.0	9.5 9.0	3.0 3.0	8.5 8.0	ns	2-3
tPLH tPHL	Propagation Delay CE to RC	3.0 3.0	5.0 5.5	7.0 7.0	3.0 3.0	9.0 9.0	3.0 3.0	8.0 8.0	113	
tplH tpHL	Propagation Delay U/D to RC	7.0 5.5	11.0 9.0	18.0 12.0	7.0 5.5	22.0 14.0	7.0 5.5	20.0 13.0	ns	2-3
tplh tphl	Propagation Delay U/D to TC	4.0 4.0	7.0 6.5	10.0 ,10.0	4.0 4.0	13.5 12.5	4.0 4.0	11.0 11.0		
t _{PLH}	Propagation Delay P _n to Q _n	3.0 6.0	4.5 10.0	7.0 13.0	3.0 6.0	9.0 16.0	3.0 6.0	8.0 14.0	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n	5.0 5.5	8.5 9.0	11.0 12.0	5.0 5.5	13.0 14.5	5.0 5.5	12.0 13.0	ns	2-:

AC Operating Requirements: See Section 2 for Waveforms

		74	IF	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to PL	4.5 4.5		6.0 6.0		5.0 5.0		ns	2-
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to PL	2.0 2.0		2.0 2.0		2.0 2.0			2-
t _s (L)	Setup Time, LOW CE to CP	10.0		10.5		10.0		ns 2-	
t _h (L)	Hold Time, LOW	0		0		0			2–6
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	12.0 12.0		12.0 12.0		12.0 12.0		ns	2-
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/D to CP			0		0			
t _w (L)	PL Pulse Width, LOW	6.0		8.5		6.0		ns	2-
t _w (L)	CP Pulse Width, LOW	5.0		7.0		5.0		ns	2-
t _{rec}	Recovery Time PL to CP	6.0		7.5		6.0		ns	2-

4

54F/74F191 Up/Down Binary Counter with Preset and Ripple Clock

General Description

5

The 'F191 is a reversible modulo-16 binary counter featuring synchronous counting and asynchronous presetting. The preset feature allows the 'F191 to be used in programmable dividers. The Count Enable input, the Terminal Count output and Ripple Clock output make possible a variety of methods of implementing multistage counters. In the counting modes, state changes are initiated by the rising edge of the clock.

Features


- High-Speed—125 MHz typical count frequency
- Synchronous counting
- Asynchronous parallel load


Connection Diagrams

Cascadable


Ordering Code: See Section 5

Logic Symbols






Pin Assignment for



Pin Assignment



TL/F/9495-3

TL/F/9495-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54	IF/74F
	Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
	CE	Count Enable Input (Active LOW)	1.0/3.0	20 μA/-1.8 mA
Ι.,	CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ - 0.6 mA
	P0-P3 PL	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA
		Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA
	Ū/D	Up/Down Count Control Input	1.0/1.0	20 µA/-0.6 mA
	Q ₀ Q ₃ RC	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
	RC	Ripple Clock Output (Active LOW)	50/33.3	-1 mA/20 mA
	тС	Terminal Count Output (Active HIGH)	50/33.3	1 mA/20 mA

Functional Description

The 'F191 is a synchronous up/down 4-bit binary counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide individual preset, count-up and count-down operations.

Each circuit has an asynchronous parallel load capability permitting the counter to be preset to any desired number. When the Parallel Load (PL) input is LOW, information present on the Parallel Data inputs (P_{O-P_3}) is loaded into the counter and appears on the Q outputs. This operation overrides the counting functions, as indicated in the Mode Select Table.

A HIGH signal on the \overline{CE} input inhibits counting. When \overline{CE} is LOW, internal state changes are initiated synchronously by the LOW-to-HIGH transition of the clock input. The direction of counting is determined by the \overline{U}/D input signal, as indicated in the Mode Select Table. \overline{CE} and \overline{U}/D can be changed with the clock in either state, provided only that the recommended setup and hold times are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally LOW and goes HIGH when a circuit reaches zero in the count-down mode or reaches 15 in the count-up mode. The TC output will then remain HIGH until a state change occurs, whether by counting or presetting or until \overline{U}/D is changed. The TC output should not be used as a clock signal because it is subject to decoding spikes.

The TC signal is also used internally to enable the Ripple Clock (RC) output. The RC output is normally HIGH. When CE is LOW and TC is HIGH, the RC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again. This feature simplifies the design of multistage counters, as indicated in Figures 1 and 2. In Figure 1, each RC output is used as the clock input for the next higher stage. This configuration is particularly advantageous when the clock source has a limited drive capability, since it drives only the first stage. To prevent counting in all stages it is only necessary to inhibit the first stage, since a HIGH signal on CE inhibits the RC output pulse, as indicated in the RC Truth Table. A disadvantage of this configuration, in some applications, is the timing skew between state changes in the first and last stages. This represents the cumulative delay of the clock as it ripples through the preceding stages.

A method of causing state changes to occur simultaneously in all stages is shown in *Figure 2*. All clock inputs are driven in parallel and the \overline{RC} outputs propagate the carry/borrow signals in ripple fashion. In this configuration the LOW state duration of the clock must be long enough to allow the negative-going edge of the carry/borrow signal to ripple through to the last stage before the clock goes HIGH. There is no such restriction on the HIGH state duration of the clock, since the \overline{RC} output of any device goes HIGH shortly after its CP input goes HIGH.

The configuration shown in *Figure 3* avoids ripple delays and their associated restrictions. The \overline{CE} input for a given stage is formed by combining the TC signals from all the preceding stages. Note that in order to inhibit counting an enable signal must be included in each carry gate. The simple inhibit scheme of *Figures 1* and *2* doesn't apply, because the TC output of a given stage is not affected by its own \overline{CE} .

Mode Select Table

	In	puts	Mode	
PL	CE	Ū/D	ĊP	
н	L	L	~	Count Up
н	L	н	~	Count Down
L	х	х	х	Preset (Asyn.)
н	н	X	х	No Change (Hold)

RC Truth Table

	Inputs		Output
CE	TC*	CP	RC
L	н	ť	
н	x	x	н
X	L	x	н

*TC is generated internally


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOW-to-HIGH Clock Transition

רב LOW Pulse



4-166

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	meter		54F/74	F	Units	Vcc	Conditions
Symbol	Fala	meter	Min	Тур	Max		•cc	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dic	ode Voltage			-1.2	v	Min	l _{IN} ≕ −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	I _{OH} = −1 mA I _{OH} = −1 mA I _{OH} = −1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL}
<u> Iн</u>	Input HIGH Curi	rent			20	μΑ	Max	V _{IN} ≈ 2.7V
^I BVI	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Current				-0.6 -1.8	mA	Max	$V_{IN} = 0.5V \text{ (except } \overline{CE}\text{)}$ $V_{IN} = 0.5V \overline{(CE)}$
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$
lcc	Power Supply C	urrent		38	55	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

191

			74F		5	4F	7	4F		
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max	MHz - ns - ns	
f _{max}	Maximum Count Frequency	100	125		75		90		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n	3.0 5.0	5.5 8.5	7.5 11.0	3.0 5.0	9.5 13.5	3.0 5.0	8.5 12.0		2-3
tplh tphl	Propagation Delay CP to TC	6.0 5.0	10.0 8.5	13.0 11.0	6.0 5.0	16.5 13.5	6.0 5.0	14.0 12.0		
t _{PLH} t _{PHL}	Propagation Delay CP to RC	3.0 3.0	5.5 5.0	7.5 7.0	3.0 3.0	9.5 9.0	3.0 3.0	8.5 8.0		2-3
^t PLH t _{PHL}	Propagation Delay CE to RC	3.0 3.0	5.0 5.5	7.0 7.0	3.0 3.0	9.0 9.0	3.0 3.0	8.0 8.0	115	
t _{PLH} t _{PHL}	Propagation Delay U/D to RC	7.0 5.5	11.0 9.0	18.0 12.0	7.0 5.5	22.0 14.0	7.0 5.5	20.0 13.0	ne	2-3
t _{PLH} t _{PHL}	Propagation Delay U/D to TC	4.0 4.0	7.0 6.5	10.0 10.0	4.0 4.0	13.5 12.5	4.0 4.0	11.0 11.0		2-3
t _{PLH} t _{PHL}	Propagation Delay P _n to Q _n	3.0 6.0	4.5 10.0	7.0 13.0	3.0 6.0	9.0 16.0	3.0 6.0	8.0 14.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n	5.0 5.5	8.5 9.0	11.0 12.0	5.0 5.5	13.0 14.5	5.0 5.5	12.0 13.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol		74	4F	54	F	74	F		
	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC}	; = Mil	T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to PL	4.5 4.5		6.0 6.0		5.0 5.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to PL	2.0 2.0		2.0 2.0		2.0 2.0		1 115	2-0
t _s (L)	Setup Time LOW CE to CP	10.0		10.5		10.0		ns	2-6
t _h (L)	Hold Time LOW CE to CP	0		o		0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	12.0 12.0	·	12.0 12.0		12.0 12.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0		0		0			
t _w (L)	PL Pulse Width LOW	6.0		8.5		6.0		ns	2-4
t _w (L)	CP Pulse Width LOW	5.0		7.0		5.0		ns	2-4
t _{rec}	Recovery Time PL to CP	6.0		7.5		6.0		ns	2-6


54F/74F192 Up/Down Decade Counter with Separate Up/Down Clocks


General Description

The 'F192 is an up/down BCD decade (8421) counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are used as the clocks for a subsequent stage without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks.


Ordering Code: See Section 5

Logic Symbols





Connection Diagrams



TL/F/9496-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names		U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
CPU	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ 1.8 mA
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 µA/−0.6 mA
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
Po-Pa	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA
Q0-Q3	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	-1 mA/20 mA

Functional Description

The 'F192 is an asynchronously presettable decade counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table. Otherwise, the circuit will either count by twos or not at all, depending on the state of the first flip-flop, which cannot togale as long as either clock input is LOW.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 9, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CP_U goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

 $\overline{\mathsf{TC}}_{U} = \mathsf{Q}_{0} \bullet \mathsf{Q}_{3} \bullet \overline{\mathsf{CP}}_{U}$ $\overline{\mathsf{TC}}_{D} = \overline{\mathsf{Q}}_{0} \bullet \overline{\mathsf{Q}}_{1} \bullet \overline{\mathsf{Q}}_{2} \bullet \overline{\mathsf{Q}}_{3} \bullet \overline{\mathsf{CP}}_{D}$

The 'F192 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table

MR	PL	CPU	CPD	Mode
н	x	x	x	Reset (Asyn.)
L	L	x	x	Preset (Asyn.)
L L	н	н	н	No Change
L L	н		н	Count Up
L	н	н		Count Down


H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

ICW-to-HIGH Clock Transition

State Diagram



TL/F/9498-4



TL/F/9498-5

4

192

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

......

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	meter		54F/74	F	Units	Vcc	Conditions
Symbol	Faia	literoi	Min	Тур	Max		VCC	
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dic	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Iн	Input HIGH Curr	rent			20	μΑ	Мах	V _{IN} = 2.7V
I _{BVI}	Input HIGH Cun Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Current				0.6 1.8	mA	Max	$V_{\text{IN}} = 0.5V, \text{Except } \text{CP}_{\text{u}}, \text{CP}_{\text{D}}$ $V_{\text{IN}} = 0.5V, \text{CP}_{\text{u}}, \text{CP}_{\text{D}}$
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
ICCL	Power Supply C	urrent		38	55	mA	Max	$V_0 = LOW$

Symbol			74F		5	4F	74F			
	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = Mil C _L = 50 pF		$T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{pF}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	125		75		90		MHz	2-1
t _{PLH} t _{PHL}	$\begin{array}{c} \mbox{Propagation Delay CP}_U \mbox{ or } \\ \mbox{CP}_D \mbox{ to } \overrightarrow{TC}_U \mbox{ or } \overrightarrow{TC}_D \end{array}$	4.0 3.5	7.0 6 .0	9.0 8.0	4.0 3.5	10.5 9.5	4.0 3.5	10.0 9.0	ns	2–3
tpLH tpHL	Propagation Delay CP_U or CP_D to Q_n	4.0 5.5	6.5 9.5	8.5 12.5	4.0 5.5	10.0 14.0	4.0 5.5	9.5 13.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay P _n to Q _n	3.0 6.0	4.5 11.0	7.0 14.5	3.0 6.0	8.5 16.5	3.0 6.0	8.0 15.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay PL to Q _n	5.0 5.5	8.5 10.0	11.0 13.0	5.0 5.5	13.5 15.0	5.0 5.5	12.0 14.0	ns	2-3
tPHL	Propagation Delay MR to Q _n	6.5	11.0	14.5	6.5	16.0	6.5	15.5		
t _{PLH}	Propagation Delay MR to TC _U	6.0	10.5	13.5	6.0	15.0	6.0	14.5	ns	2-3
t _{PHL}	Propagation Delay MR to TC _D	7.0	11.5	14.5	7.0	16.0	7.0	15.5		
t _{PLH} t _{PHL}	Propagation Delay \overline{PL} to \overline{TC}_U or \overline{TC}_D	7.0 7.0	12.0 11.5	15.5 14.5	7.0 7.0	18.5 17.5	7.0 7.0	16.5 15.5	ns	2-:
t _{PLH}	Propagation Delay P_n to \overline{TC}_U or \overline{TC}_D	7.0 6.5	11.5 11.0	14.5 14.0	7.0 6.5	16.5 16.5	7.0 6.5	15.5 15.0	ns	2-

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} ≕ MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to PL	4.5 4.5		6.0 6.0		5.0 5.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW P _n to PL	2.0 2.0		2.0 2.0		2.0 2.0			2-1
t _w (L)	PL Pulse Width, LOW	6.0		7.5		6.0		ns	2-4
t _w (L)	CP _U or CP _D Pulse Width, LOW	5.0		7.0		5.0		ns	2-4
t _w (L)	CP _U or CP _D Pulse Width, LOW (Change of Direction)	10.0		12.0		10.0		ns	2-4
t _w (H)	MR Pulse Width, HIGH	6.0		6.0		6.0		ns	2-4
t _{rec}	Recovery Time PL to CP _U or CP _D	6.0		8.0		6.0		ns	2-1
t _{rec}	Recovery Time MR to CP _U or CP _D	4.0		4.5		4.0		ns	2-

54F/74F193 Up/Down Binary Counter with Separate Up/Down Clocks

General Description

The 'F193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used, and in either counting mode the circuits operate synchronously. The outputs change state synchronously with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided that are used as the clocks for subsequent stages without extra logic, thus simplifying multi-stage counter designs. Individual preset inputs allow the circuit to be used as a programmable counter. Both the Parallel Load (\overline{PL}) and the Master Reset (MR) inputs asynchronously override the clocks.

Ordering Code: See Section 5

(1)

(2)

(4)

(8)

30

Po

P₁

P2

Ρ.

Connection Diagrams Logic Symbols **Pin Assignment** for DIP, SOIC and Flatpak P₁ P₂ P₃ Pi 16 ۰Vcc CPU TC₁ Q1 2 15 Po MR Q₀ 14 CPD TCD 13 - TC_U CPU 12 TI /F/9497-1 - PL Q2 11 IEEE/IEC Q3 · 10 P2 GND 9 CTRDIV16 Pŧ MR ст=0 TI /F/9497-2 CP_U . 74 TCT=15 TCti 61 CPD ŽCT=0 TCD ŝ ΡĪ C3

Pin Assignment for LCC and PCC Q2 CPU NC CPD Q0 <u>ខំ ា ខ ទ ថ ថ</u> Q3 9 GND 10 NC 11 I 30, E 2 P1 א 🗈 איב 20 V_{CC} P3 12 P2 13 19 Pn 14 15 16 17 18 PL TCU NC TCD MR

TL/F/9497-3

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Q₀

Q1

Q₂

Q3

TL/F/9497-4

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
CPu	Count Up Clock Input (Active Rising Edge)	1.0/3.0	20 μA/ – 1.8 mA		
CPD	Count Down Clock Input (Active Rising Edge)	1.0/3.0	20 µA/-1.8 mA		
MR	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA		
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
$P_0 - P_3$	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA		
$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		
TCD	Terminal Count Down (Borrow) Output (Active LOW)	50/33.3	-1 mA/20 mA		
TCU	Terminal Count Up (Carry) Output (Active LOW)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F193 is a 4-bit binary synchronous up/down (reversible) counter. It contains four edge-triggered flip-flops, with internal gating and steering logic to provide master reset, individual preset, count up and count down operations.

A LOW-to-HIGH transition on the CP input to each flip-flop causes the output to change state. Synchronous switching, as opposed to ripple counting, is achieved by driving the steering gates of all stages from a common Count Up line and a common Count Down line, thereby causing all state changes to be initiated simultaneously. A LOW-to-HIGH transition on the Count Up input will advance the count by one; a similar transition on the Count Down input will decrease the count by one. While counting with one clock input, the other should be held HIGH, as indicated in the Function Table.

The Terminal Count Up (\overline{TC}_U) and Terminal Count Down (\overline{TC}_D) outputs are normally HIGH. When the circuit has reached the maximum count state 15, the next HIGH-to-LOW transition of the Count Up Clock will cause \overline{TC}_U to go LOW. \overline{TC}_U will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similarly, the \overline{TC}_D output will go LOW when the circuit is in the zero state and the Count Down Clock goes LOW. Since the \overline{TC} outputs repeat the clock waveforms, they can be used as the clock input signals to the next higher order circuit in a multistage counter.

$$\overline{\mathsf{TC}}_{\mathsf{U}} = \mathsf{Q}_0 \bullet \mathsf{Q}_1 \bullet \mathsf{Q}_2 \bullet \mathsf{Q}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{U}}$$
$$\overline{\mathsf{TC}}_{\mathsf{D}} = \overline{\mathsf{Q}}_0 \bullet \overline{\mathsf{Q}}_1 \bullet \overline{\mathsf{Q}}_2 \bullet \overline{\mathsf{Q}}_3 \bullet \overline{\mathsf{CP}}_{\mathsf{D}}$$

The 'F193 has an asynchronous parallel load capability permitting the counter to be preset. When the Parallel Load (PL) and the Master Reset (MR) inputs are LOW, information present on the Parallel Data input (P_0-P_3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs. A HIGH signal on the Master Reset input will disable the preset gates, override both clock inputs, and latch each Q output in the LOW state. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted.

Function Table	
----------------	--


MR	PL.	CPU	CPD	Mode
н	х	х	х	Reset (Asyn.)
L	L	х	х	Preset (Asyn.)
L	н	н	н	No Change
L	н	~	н	Count Up
L	н	н	~	Count Down


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

State Diagram





If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

In LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter	54F/74F		F	Units	Vcc	Conditions
Symbol	F 21 0	ineter	Min	Тур	Max		*00	Conditiona
VIH	Input HIGH Voli	tage	2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Volt	age			0.8	v		Recognized as a LOW Signal
VCD	Input Clamp Dic	ode Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Ін	Input HIGH Cun	rent			20	μΑ	Max	V _{IN} = 2.7V
^I BVI	Input HIGH Cur Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
IIL	Input LOW Current				-0.6 -1.8	mA	Max	$\begin{split} V_{\text{IN}} &= 0.5 \text{V} \left(\text{MR}, \overline{\text{PL}}, \text{P}_{\text{n}}\right) \\ V_{\text{IN}} &= 0.5 \text{V} \left(\text{CP}_{\text{u}}, \text{CP}_{\text{D}}\right) \end{split}$
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
lcc	Power Supply C		38	55	mA	Max		

			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Count Frequency	100	125		75		90		MHz	2-1
^t PLH ^t PHL	$\begin{array}{l} \mbox{Propagation Delay} \\ \mbox{CP}_U \mbox{ or } \mbox{CP}_D \mbox{ to } \\ \hline \mbox{TC}_U \mbox{ or } \mbox{TC}_D \end{array}$	4.0 3.5	7.0 6.0	9.0 8.0	4.0 3.5	10.5 9.5	4.0 3.5	10.0 9.0	ns	2-3
tplH tpHL	Propagation Delay CP_U or CP_D to Q_n	4.0 5.5	6.5 9.5	8.5 12.5	3.5 5.5	10.0 14.0	4.0 5.5	9.5 13.5	ns	2-3
tplh tphl	Propagation Delay P _n to Q _n	3.0 6.0	4.5 11.0	7.0 14.5	3.0 6.0	8.5 16.5	3.0 6.0	8.0 15.5	ns	2-:
tplh tphl	Propagation Delay PL to Q _n	5.0 5.5	8.5 10.0	11.0 13.0	5.0 5.5	13.5 15.0	5.0 5.5	12.0 14.0	ns	2-:
t _{PHL}	Propagation Delay MR to Q _n	5.5	11.0	14.5	5.0	16.0	5.5	15.5		
tplh	Propagation Delay MR to TC _U	6.0	10.5	13.5	5.0	15.0	6.0	14.5	ns	2-
^t PHL	Propagation Delay MR to \overline{TC}_D	6.0	11.5	14.5	6.0	16.0	6.0	15.5		
t _{PLH} t _{PHL}	Propagation Delay \overline{PL} to \overline{TC}_U or \overline{TC}_D	7.0 7.0	12.0 11.5	15.5 14.5	7.0 6.0	18.5 17.5	7.0 7.0	16.5 15.5	ns	2-
t _{PLH} t _{PHL}	Propagation Delay P_n to \overline{TC}_U or \overline{TC}_D	7.0 6.5	11.5 11.0	14.5 14.0	6.0 5.0	16.5 16.5	7.0 6.5	15.5 15.0	ns	2

AC Operating Requirements: See Section 2 for Waveforms

		74	\$F	54	F	74	١F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to PL	4.5 4.5		6.0 6.0		5.0 5.0			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to PL	2.0 2.0		2.0 2.0		2.0 2.0		ns	2-0
t _w (L)	PL Pulse Width, LOW	6.0		7.5		6.0		ns	2-4
t _w (L)	CPU or CPD Pulse Width, LOW	5.0		7.0		5.0		ns	2-4
t _w (L)	CP _U or CP _D Pulse Width, LOW (Change of Direction)	10.0		12.0		10.0		ns	2-4
t _w (H)	MR Pulse Width, HIGH	6.0		6.0		6.0		ns	2-4
t _{rec}	Recovery Time PL to CP _U or CP _D	6.0		8.0		6.0		ns	2-6
t _{rec}	Recovery Time MR to CP _U or CP _D	4.0		4.5		4.0		ns	2-6


54F/74F194 4-Bit Bidirectional Universal Shift Register


General Description

The 'F194 is a high-speed 4-bit bidirectional universal shift register. As a high-speed, multifunctional, sequential building block, it is useful in a wide variety of applications. It may be used in serial-serial, shift left, shift right, serial-parallel, parallel-serial, and parallel-parallel data register transfers. The 'F194 is similar in operation to the 'F195 universal shift register, with added features of shift left without external connections and hold (do nothing) modes of operation.

Ordering Code: See Section 5

Logic Symbols






Pin Assignment for **DIP, SOIC and Flatpak** 16 Vcc DSR 2 15 Q0 Po 3 14 •Q1 -Q2 Pf 13 12 P2 -Q3 P3 11 -CP DSL 10 ·s. GND TL/F/9498-1

Features

- Typical shift frequency of 150 MHz
- Asynchronous master reset
- Hold (do nothing) mode
- Fully synchronous serial or parallel data transfers

Connection Diagrams



TL/F/9498-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin		54F/74F			
Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
S ₀ , S ₁	Mode Control Inputs	1.0/1.0	20 µA/−0.6 mA		
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA		
DSR	Serial Data Input (Shift Right)	1.0/1.0	20 µA/−0.6 mA		
DSL	Serial Data Input (Shift Left)	1.0/1.0	20 µA/ - 0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ - 0.6 mA		
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
Q0-Q3	Parallel Outputs	50/33.3	-1 mA/20 mA		

Functional Description

The 'F194 contains four edge-triggered D flip-flops and the necessary interstage logic to synchronously perform shift right, shift left, parallel load and hold operations. Signals applied to the Select (S_0 , S_1) inputs determine the type of operation, as shown in the Mode Select Table. Signals on the Select, Parallel data (P_0-P_3) and Serial data (D_{SR} , D_{SL})

inputs can change when the clock is in either state, provided only that the recommended setup and hold times, with respect to the clock rising edge, are observed. A LOW signal on Master Reset ($\overline{\text{MR}}$) overrides all other inputs and forces the outputs LOW.

Mode Select Table

Operating		Inputs							Outputs			
Mode	MR	S ₁	S ₀	DSR	D _{SL}	Pn	Q ₀	Q ₁	Q ₂	Q3		
Reset	L	x	х	х	х	x	L	L	Ĺ	L		
Hold	н	ļ	I	x	x	x	qo	q 1	q ₂	q ₃		
Shift Left	н	h	!	x	I	x	q1	q ₂	q ₃	L		
	н	h	1	х	h	X	q 1	q 2	q ₃	н		
Shift Right	н	1	h	ł	x	x	L	q ₀	q 1	q ₂		
	н	I	h	h	х	X	н	q 0	q 1	q 2		
Parallel Load	н	h	h	x	х	pn	Po	P1	P2	P3		


H (h) = High Voltage Level

L (I) = Low Voltage Level

pn (qn) = Lower case letters indicate the state of the referenced input (or output) one setup time prior to the LOW-to-HIGH clock transition. X = Immaterial

x = immaterial

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	- 55°C to + 125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Para	meter		54F/74	F	Units	Vcc	Conditions
Cymbol	, ruia	lineter	Min	Тур	Max			Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} ≏ −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Current				-0.6	mA	Max	V _{IN} ≂ 0.5V
los	Output Short-Circuit Current		-60		- 150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Lea	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
lcc	Power Supply C	urrent		33	46	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			54F T _A , V _{CC} = Mii C _L = 50 pF		7	4F		
Symbol	Parameter						T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max	7	
f _{max}	Maximum Shift Frequency	105	150		90		90		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n	3.5 3.5	5.2 5.5	7.0 7.0	3.0 3.0	8.5 8.5	3.5 3.5	8.0 8.0	ns	2-3
t _{PHL}	Propagation Delay MR to Q _n	4.5	8.6	12.0	4.5	14.5	4.5	14.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74	١F		
Symbol	Parameter			T _A , V _{CC} = Mii		$T_{A}, V_{CC} = Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW P_n or D_{SR} or D_{SL} to CP	4.0 4.0		6.0 4.0		4.0 4.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW P_n or D_{SR} or D_{SL} to CP	1.0 0		1.5 1.0		1.0 1.0		1.5	
t _s (H) t _s (L)	Setup Time, HIGH or LOW S _n to CP	10.0 8.0		10.5 8.0		11.0 8.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW S _n to CP	0		0		0			2-0
t _w (H)	CP Pulse Width, HIGH	5.0		5.5		5.5		ns	2-4
t _w (L)	MR Pulse Width, LOW	5.0		5.0		5.0		ns	24
t _{rec}	Recovery Time MR to CP	9.0		9.0		11.0		ns	2–6

54F/74F219 64-Bit Random Access Memory with TRI-STATE® Outputs

General Description


The 'F219 is a high-speed 64-bit RAM organized as a 16-word by 4-bit array. Address inputs are buffered to minimize loading and are fully decoded on-chip. The outputs are TRI-STATE and are in the high-impedance state whenever the Chip Select (\overline{CS}) input is HIGH. The outputs are active only in the Read mode. This device is similar to the 'F189 but features non-inverting, rather than inverting, data outputs.


Features

- TRI-STATE outputs for data bus applications
- Buffered inputs minimize loading
- Address decoding on-chip
- Diode clamped inputs minimize ringing


Ordering Code: See Section 5

Logic Symbol





I**MS** Pin Assignment



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A0-A3	Address Inputs	1.0/1.0	20 µA/−0.6 mA		
CS	Chip Select Input (Active LOW)	1.0/2.0	$20 \mu \text{A} / -1.2 \text{mA}$		
WE	Write Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
D0-D3	Data Inputs	1.0/1.0	20 µA/−0.6 mA		
O ₀ -O ₃	TRI-STATE Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		


219

Function Table

Ing	outs	Operation	Condition of Outputs
CS	WE	operation	
L	L	Write	High Impedance
L	н	Read	True Stored Data
Н	x	inhibit	High Impedance

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Block Diagram



TL/F/9500-4

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to +5.5V
twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	-	Units	Vcc	Conditions
Symbol	Fatan	leter	Min	Тур	Max	Units	VCC	Conditions
VIH	Input HIGH Voltage)	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode	Voltage			- 1.2	v	Min	I _{IN} = -18 mA
Vон	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	I _{OL} = 20 mA I _{OL} = 24 mA
IIH	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
IB∧I	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V
կլ	Input LOW Current				−0.6 −1.2	mA	Max	
lozh	Output Leakage Cu	rrent			50	μA	Max	$V_{OUT} = 2.7 V$
IOZL	Output Leakage Cu	rrent			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circui	t Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
Izz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$
ICC	Power Supply Curre	ent		37	55	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations 74F 54F 74F $T_{\Delta} = +25^{\circ}C$ $T_A, V_{CC} = Mil$ $\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{C}\mathbf{C}} = \mathbf{Com}$ Fig Symbol Parameter $V_{CC} = +5.0V$ Units $C_{I} = 50 \, pF$ $C_L = 50 \, pF$ No $C_L = 50 \, pF$ Min Min Max Тур Max Min Max Access Time, HIGH or LOW 10.0 18.5 26.0 9.0 32.0 10.0 27.0 **t**PLH ns 2-3 An to On 8.0 13.5 19.0 8.0 23.0 8.0 20.0 **t**PHL Access Time, HIGH or LOW 3.5 6.0 8.5 3.5 10.5 3.5 9.5 t_{PZH} t_{PZL} CS to On 5.0 9.0 13.0 5.0 15.0 5.0 14.0 ns 2-5 Disable Time, HIGH or LOW 2.0 4.0 2.0 2.0 7.0 6.0 8.0 t_{PHZ} tpLZ CS to On 3.0 5.5 8.0 2.5 10.0 3.0 9.0 Write Recovery Time 6.5 20.0 28.0 6.5 37.5 6.5 29.0 t_{PZH} HIGH or LOW, WE to On t_{PZL} 6.5 11.0 15.5 6.5 17.5 6.5 16.5 2-5

7.0

9.0

10.0

13.0

3.5

5.0

12.0

15.0

ns

11.0

14.0

4.0

5.0

AC Operating Requirements: See Section 2 for Waveforms

4.0

5.0

Disable Time, HIGH or LOW

WE to On

			74F		F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n to WE	0 0		0 0		0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to WE	2.0 2.0		2.0 2.0		2.0 2.0			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to WE	10.0 10.0		11.0 11.0		10.0 10.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to WE	0		2.0 2.0		0			2-0
t _s (L)	Setup Time, LOW CS to WE	0		0		0		ns	2-6
t _h (L)	Hold Time, LOW	6.0		7.5		6.0			2-0
t _w (L)	WE Pulse Width, LOW	6.0		7.5		6.0		ns	2-4

219

t_{PHZ}

tpLZ

54F/74F240•54F/74F241•54F/74F244 Octal Buffers/Line Drivers with TRI-STATE® Outputs


General Description

The 'F240, 'F241 and 'F244 are octal buffers and line drivers designed to be employed as memory and address drivers, clock drivers and bus-oriented transmitters/receivers which provide improved PC and board density.

Features


- TRI-STATE outputs drive bus lines or buffer memory address registers
- Outputs sink 64 mA (48 mA mil)
- 12 mA source current
- Input clamp diodes limit high-speed termination effects

Ordering Code: See Section 5



240•241•244

Logic Symbols



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
$\overline{OE}_1, \overline{OE}_2$	TRI-STATE Output Enable Input (Active LOW)	1.0/1.667	20 µA/−1 mA		
OE ₂	TRI-STATE Output Enable Input (Active HIGH)	1.0/1.667	$20 \mu \text{A} / -1 \text{mA}$		
lo-l7	Inputs ('F240)	1.0/1.667*	$20 \mu A / - 1 m A$		
10-17	Inputs ('F241, 'F244)	1.0/2.667*	20 μ A/ – 1.6 mA		
$\overline{O}_0 - \overline{O}_7, O_0 - O_7$	Outputs	150/106.6 (80)	- 12 mA/64 mA (48 mA)		

*Worst-case 'F240 enabled; 'F241, 'F244 disabled

Truth Tables

	'F240										
OE ₁	D _{1n}	O _{1n}	OE2	D _{2n}	O _{2n}						
н	х	Z	н	х	Z						
L	н	н	L	н	н						
L	L	L	L	L	L						

,	-	2	4	4
	r	2	4	

OE ₁	D _{1n}	O _{1n}	OE2	D _{2n}	O _{2n}		
н	х	z	L	x	z		
L	н	н	н	н	н		
L	L	L	н	L	L		

°F244							
OE ₁	D _{1n}	O _{1n}	OE ₂	D _{2n}	O _{2n}		
н	х	z	н	х	z		
L	н	н	L	н	н		
L	L	L	L	L	L		

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial Z = High Impedance

240-241-244

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voitage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated IOI (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-5
Commercial	
Supply Voltage	
Military	+
Commercial	+

-55°C to +125°C 0°C to +70°C

+4.5V to +5.5V +4.5V to +5.5V

Symbol	Param			54F/74	F	Units V _{CC}		Conditions	
Symbol	Faran	eter	Min	Тур	Max	Units	▼CC	Opiditions	
VIH	Input HIGH Voltage	9	2.0			V		Recognized as a HIGH Signal	
VIL	Input LOW Voltage)			0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode	Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
Voh	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$\begin{split} l_{OH} &= -3 \text{ mA} \\ l_{OH} &= -12 \text{ mA} \\ l_{OH} &= -3 \text{ mA} \\ l_{OH} &= -12 \text{ mA} \\ l_{OH} &= -3 \text{ mA} \\ l_{OH} &= -15 \text{ mA} \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	v	Min	$l_{OL} = 48 \text{ mA}$ $l_{OL} = 64 \text{ mA}$	
ſн	Input HIGH Current	t			20	μA	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input High Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current				-1.0 -1.6	mA	Max	$V_{IN} = 0.5V (\overline{OE}_1, \overline{OE}_2, OE_2, D_n (F240))$ $V_{IN} = 0.5V (D_n (F241, F244))$	
югн	Output Leakage Cu	urrent			50	μA	Max	$V_{OUT} = 2.7V$	
lozl	Output Leakage Cu	urrent			-50	μA	Max	V _{OUT} = 0.5V	
los	Output Short-Circu	it Current	- 100		-225	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leaka	age Current			250	μA	Max	V _{OUT} = V _{CC}	
Izz	Bus Drainage Test				500	μA	0.0V	V _{OUT} = V _{CC}	
ICCH	Power Supply Curre	ent ('F240)		19	29	mA	Max	V _O = HIGH	
ICCL	Power Supply Curre	ent ('F240)		50	75	mA	Max	V _O = LOW	
lccz	Power Supply Curre	ent ('F240)		42	63	mA	Max	V _O = HIGH Z	
Іссн	Power Supply Curro ('F241, 'F244)	ent		40	60	mA	Max	V _O = HIGH	
ICCL	Power Supply Curre ('F241, 'F244)	ent		60	90	mA	Max	V _O = LOW	
lccz	Power Supply Curr ('F241, 'F244)	ent		60	90	mA	Max	V _O = HIGH Z	

240•241•244

		74F		5	4F	7	4F			
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$					$T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Data to Output ('F240)	3.0 2.0	5.1 3.5	7.0 4.7	3.0 2.0	9.0 6.0	3.0 2.0	8.0 5.7	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time ('F240)	2.0 4.0	3.5 6.9	4.7 9.0	2.0 4.0	6.5 10.5	2.0 4.0	5.7 10.0		2-!
t _{PHZ} t _{PLZ}	Output Disable Time ('F240)	2.0 2.0	4.0 6.0	5.3 8.0	2.0 2.0	6.5 12.5	2.0 2.0	6.3 9.5	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay Data to Output ('F241, 'F244)	2.5 2.5	4.0 4.0	5.2 5.2	2.0 2.0	6.5 7.0	2.5 2.5	6.2 6.5	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time ('F241, 'F244)	2.0 2.0	4.3 5.4	5.7 7.0	2.0 2.0	7.0 8.5	2.0 2.0	6.7 8.0	ns	2-
t _{PHZ} t _{PLZ}	Output Disable Time ('F241, 'F244)	2.0 2.0	4.5 4.5	6.0 6.0	2.0 2.0	7.0 7.5	2.0 2.0	7.0 7.0	115	2-

ADVANCED INFORMATION

242

National Semiconductor

54F/74F242 Quad Bus Transceiver with TRI-STATE® Outputs


General Description


Features


- 2-way asynchronous data bus communication
- Input clamp diodes limit high-speed termination effects

The 'F242 is a quad bus transmitter/receiver designed for 4-line asynchronous 2-way data communications between data busses.

Logic Symbol







Truth Table

Inp	outs	Inputs/Outputs		
Ē1	E ₂	An	Bn	
L	L	Input	B ≕ Ā	
L	н	N/A	N/A	
н	L	z	Z	
н	н	$A = \overline{B}$	Input	

H == HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance

N/A = Not Allowed Due to Excessive Currents

54F/74F243 Quad Bus Transceiver with TRI-STATE® Outputs

General Description

The 'F243 is a quad bus transmitter/receiver designed for 4-line asynchronous 2-way data communications between data busses.

Features

2-Way asynchronous data bus communication


Connection Diagrams


Input clamp diodes limit high-speed termination effects


Ordering Code: See Section 5

Logic Symbol

243







TL/F/9502-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F		
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
臣 ₁ E ₂ A _n , B _n	Enable Input (Active LOW) Enable Input (Active HIGH) Inputs Outputs	1.0/1.67 1.0/1.67 3.5/2.67 600/106.6(80)	20 μA/ – 1 mA 20 μA/ – 1 mA 70 μA/ – 1.6 mA – 12 mA/64 mA(48 mA)	

Truth Table

Inputs		Inputs/Outputs		
Ē1	E2	An	Bn	
L	L	Input	B = A	
L L	н	N/A	N/A	
н	L	z	Z	
н	н	A = B	Input	

H = HIGH Voltage LevelL = LOW Voltage LevelZ = High ImpedanceN/A = Not Allowed



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F		Units	Vcc	Conditions	
			Min	Тур	Max		V vCC	Conditions
VIH	Input HIGH Volt	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				- 1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$ \begin{split} I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -12 \text{ mA} (A_n, B_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -12 \text{ mA} (A_n, B_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -15 \text{ mA} (A_n, B_n) \end{split} $
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	v	Min	$I_{OL} = 48 \text{ mA} (A_n, B_n)$ $I_{OL} = 64 \text{ mA} (A_n, B_n)$
Iн	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{\rm IN}=7.0V(\overline{\rm E}_1,{\rm E}_2)$
IBVIT	Input HIGH Current Breakdown Test (I/O)				1.0	mA	Max	$V_{\rm IN} = 5.5V (A_{\rm n}, B_{\rm n})$
կլ	Input LOW Current				-1.0	mA	Max	$V_{IN} = 0.5V (\overline{E}_1, E_2)$
lін + lozн	Output Leakage Current				70	μΑ	Мах	$V_{OUT} = 2.7V (A_{n}, B_{n})$
l _{IL} + loz∟	Output Leakage Current				-1. 6	mA	Max	$V_{OUT} = 0.5V (A_n, B_n)$
los	Output Short-Circuit Current		-100		-225	mA	Мах	$V_{OUT} = 0V (A_n, B_n)$
ICEX	Output HIGH Le			250	μΑ	Max	$V_{OUT} = V_{CC}$	
I _{CCH}	Power Supply C		64	80	mA	Max	V _O = HIGH	
CCL	Power Supply C		64	90	mA	Max	V _O = LOW	
lccz	Power Supply C		71	90	mA	Max	V _O = HIGH Z	

			74F		54	4F	74	4F		
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	F
		Min	Тур	Max	Min	Max	Min	Max]	
t _{PLH}	Propagation Delay	2.5	4.0	5.2	2.0	6.5	2.0	6.2		2
t _{PHL}	An to Bn, Bn to An	2.5	4.0	5.2	2.0	8.5	2.0	6.5	ns	4
t _{PZH}	Output Enable Time	2.0	4.3	5.7	2.0	8.0	2.0	6.7		
tPZL	E ₁ to B _n , E ₂ to A _n	2.0	5.8	7.5	2.0	10.5	2.0	8.5	ns	2
t _{PHZ}	Output Disable Time	2.0	4.5	6.0	1.5	7.5	1.5	7.0] ""	'
tPLZ	Ē ₁ to B _n , E ₂ to A _n	2.0	4.5	6.0	2.0	8.5	2.0	7.0		

National Semiconductor

54F/74F245 **Octal Bidirectional Transceiver with TRI-STATE® Outputs**

General Description


The 'F245 contains eight non-inverting bidirectional buffers with TRI-STATE outputs and is intended for bus-oriented applications. Current sinking capability is 24 mA (20 mA Mil) at the A ports and 64 mA (48 mA Mil) at the B ports. The Transmit/Receive (T/R) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables data from B ports to A ports. The Output Enable input, when HIGH, disables both A and B ports by placing them in a High Z condition.

Features Non-inverting buffers


- Bidirectional data path
- A outputs sink 24 mA (20 mA Mil)
- B outputs sink 64 mA (48 mA Mil)

Logic Symbols

Ordering Code: See Section 5



Connection Diagrams



4

10 CND

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20 μA/1.2 mA		
T/R	Transmit/Receive Input	1.0/2.0	20 µA/ - 1.2 mA		
A0-A7	Side A Inputs or	3.5/1.083	70 µA/−0.65 mA		
	TRI-STATE Outputs	150/40(38.3)	-3 mA/24 mA (20 mA)		
B0-B7	Side B Inputs or	3.5/1.083	70 μA/−0.65 mA		
	TRI-STATE Outputs	600/106.6(80)	- 12 mA/64 mA (48 mA)		

Truth Table

Inj	outs	Output		
ŌĒ	T/R			
L	L	Bus B Data to Bus A		
L	н	Bus A Data to Bus B		
н	х	High Z State		

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

-55°C to +125°C
0°C to +70°C
+4.5V to +5.5V
+4.5V to +5.5V

Symbol	Parameter input HIGH Voltage			54F/74I	:	Units	Vcc	Conditions	
Symbol			Min	Тур	Max				
VIH			2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Volt	age			-1.2	v	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$\begin{split} I_{OH} &= -3 \text{ mA} (A_n) \\ I_{OH} &= -12 \text{ mA} (B_n) \\ I_{OH} &= -3 \text{ mA} (A_n) \\ I_{OH} &= -12 \text{ mA} (B_n) \\ I_{OH} &= -3 \text{ mA} (A_n) \\ I_{OH} &= -15 \text{ mA} (B_n) \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.55	v	Min	$I_{OL} = 20 \text{ mA} (A_n)$ $I_{OL} = 48 \text{ mA} (B_n)$ $I_{OL} = 24 \text{ mA} (A_n)$ $I_{OL} = 64 \text{ mA} (B_n)$	
IIH	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{IN} = 7.0V (\overline{OE}, T/\overline{R})$	
IBVIT	Input HIGH Current Breakdown Test (I/O)				1.0	mA	Max	$V_{\rm IN}=5.5V(A_{\rm n},B_{\rm n})$	
l _{IL}	Input LOW Current				-1.2	mA	Max	$V_{IN} = 0.5V (T/\overline{R}, \overline{OE})$	
I _{IH} + I _{OZH}	Output Leakage Curren	t			70	μΑ	Max	$V_{OUT} = 2.7 V (A_n, B_n)$	
IIL + IOZL	Output Leakage Curren	t			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$	
los	Output Short-Circuit Cu	rent	-60 -100		- 150 - 225	mA	Max	$V_{OUT} = 0V (A_n)$ $V_{OUT} = 0V (B_n)$	
ICEX	Output High Leakage C	urrent			250	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n)$	
IZZ	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC} (A_n, B_n)$	
ICCH	Power Supply Current			70	90	mA	Max	V _O = HIGH	
ICCL	Power Supply Current			95	120	mA	Max	V _O = LOW	
lccz	Power Supply Current			85	110	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			54F T _A , V _{CC} = Mii C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
Symbol	Symbol Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$							
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n to B _n or B _n to A _n	2.5 2.5	4.2 4.2	6.0 6.0	2.0 2.0	7.5 7.5	2.0 2.0	7.0 7.0	ns	2–3
^t PZH t _{PZL}	Output Enable Time	3.0 3.5	5.3 6.0	7.0 8.0	2.5 3.0	9.0 10.0	2.5 3.0	8.0 9.0	ne	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	2.0 2.0	5.0 5.0	6.5 6.5	2.0 2.0	9.0 10.0	2.0 2.0	7.5 7.5	- ns	2-5

National Semiconductor


54F/74F251A 8-Input Multiplexer with TRI-STATE® Outputs

General Description

The 'F251A is a high-speed 8-input digital multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. It can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.

Features

- Multifunctional capability
- On-chip select logic decoding
- Inverting and non-inverting TRI-STATE outputs



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
S ₀ -S ₂ OE I ₀ -I ₇ Z Z	Select Inputs TRI-STATE Output Enable Input (Active LOW) Multiplexer Inputs TRI-STATE Multiplexer Output Complementary TRI-STATE Multiplexer Output	1.0/1.0 1.0/1.0 1.0/1.0 150/40 (33.3) 150/40 (33.3)	20 μΑ/ -0.6 mA 20 μΑ/ -0.6 mA 20 μΑ/ -0.6 mA -3 mA/24 mA (20 mA) -3 mA/24 mA (20 mA)		

Functional Description

This device is a logical implementation of a single-pole, 8-position switch with the switch position controlled by the state of three Select inputs, S_0 , S_1 , S_2 . Both assertion and negation outputs are provided. The Output Enable input (\overline{OE}) is active LOW. When it is activated, the logic function provided at the output is:

$$\begin{split} Z &= \overline{OE}\bullet(I_0\bullet\overline{S}_0\bullet\overline{S}_1\bullet\overline{S}_2 + I_1\bullet S_0\bullet\overline{S}_1\bullet\overline{S}_2 + \\ & I_2\bullet\overline{S}_0\bullet S_1\bullet\overline{S}_2 + I_3\bullet S_0\bullet S_1\bullet\overline{S}_2 + \\ & I_4\bullet\overline{S}_0\bullet\overline{S}_1\bullet S_2 + I_5\bullet S_0\bullet\overline{S}_1\bullet S_2 + \\ & I_6\bullet\overline{S}_0\bullet S_1\bullet S_2 + I_7\bullet S_0\bullet S_1\bullet S_2) \end{split}$$

When the Output Enable is HIGH, both outputs are in the high impedance (High Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the TRI-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the

maximum ratings. The Output Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltages.

Truth Table


	Inp	Out	puts		
ŌE	S ₂	S ₁	S ₀	Ī	z
н	х	x	x	z	z
L	L	L	L	Īo	lo
L	L	L	н	Ī1	- 4
L	L	н	L	Ī2	l2
L	L	н	н	Ī3	l3
L	н	L	L	Īз Ī₄ Ī5	I4
L	н	L	н	Ī5	I5
L	н	н	L	Ī6	I ₆
L	н	н	н	Ī7	17

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance



Logic Diagram

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
Made A. Alterbaie	a have a divible has device more

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions
Symbol			Min	Тур	Max	onito	VCC	Conditions
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signa
ViL	Input LOW Voltage				0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Diode Vol	tage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
Voн	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 24 \text{ mA}$
Iн	Input HIGH Current				20	μA	Max	V _{IN} = 2.7V
İBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
l _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
lozh	Output Leakage Curre	nt			50	μΑ	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage Curre	nt			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Ci	urrent	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage	Current			250	μA	Max	$V_{OUT} = V_{CC}$
zz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$
ICCL	Power Supply Current			15	22	mA	Max	V _O = LOW
Iccz	Power Supply Current			16	24	mA	Max	V _O = HIGH Z

251A

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			54	4F	74	4F		
Symbol	Parameter				T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay S _n to Z	3.5 3.2	6.0 5.0	9.0 7.5	3.5 3.2	11.5 8.0	3.5 3.2	9.5 7.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay S _n to Z	4.5 4.0	7.5 6.0	10.5 8.5	3.5 3.0	14.0 10.5	4.5 4.0	12.5 9.0	ns	2-3
tpLH tpHL	Propagation Delay I _n to Z	3.0 1.5	5.0 2.5	6.5 4.0	2.5 1.5	8.0 6.0	3.0 1.5	7.0 5.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay I _n to Z	3.5 3.5 -	5.0 5.5	7.0 7.0	2.5 3.5	9.0 9.0	2.5 3.5	8.0 7.5	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time \overline{OE} to \overline{Z}	2.5 2.5	4.3 4.3	6.0 6.0	2.0 2.5	7.0 7.5	2.5 2.5	7.0 6.5	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time \overrightarrow{OE} to \overleftarrow{Z}	2.5 1.5	4.0 3.0	5.5 4.5	2.5 1.5	6.0 5.0	2.5 1.5	6.0 4.5		
t _{PZH} t _{PZL}	Output Enable Time	3.5 3.5	5.0 5.5	7.0 7.5	3.0 3.5	8.5 9.0	3.0 3.5	7.5 8.0	ns	2-4
t _{PHZ} t _{PLZ}	Output Disable Time OE to Z	2.0 1.5	3.8 3.0	5.5 4.5	2.0 1.5	5.5 5.5	2.0 1.5	5.5 4.5		2-,

National Semiconductor

54F/74F253 Dual 4-Input Multiplexer with TRI-STATE® Outputs

Pin Assignment for

DIP, SOIC and Flatpak

16 V_{CC}

15 - OE,

14 - So

13 - I_{3b}

12

11**—**116

10

9 - Z_b

·|26

, 1^{0P}

TL/F/9505-1

0E

S₁

1_{3a}

1_{2a}

l_{1a}

1_{0a}

Za

GND - 8

2

3

5

6

7

General Description


The 'F253 is a dual 4-input multiplexer with TRI-STATE® outputs. It can select two bits of data from four sources using common select inputs. The output may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus oriented systems.

Features

- Multifunction capability
- Non-inverting TRI-STATE outputs

Ordering Code: See Section 5

Logic Symbols




TL/F/9505-5

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
10a-13a	Side A Data Inputs	1.0/1.0	20 µA/ − 0.6 mA		
lob-lab	Side B Data Inputs	1.0/1.0	20 µA/ - 0.6 mA		
S0-S1	Common Select Inputs	1.0/1.0	$20 \mu A / -0.6 m A$		
S ₀ -S ₁ OE _a	Side A Output Enable Input (Active LOW)	1.0/1.0	20 µA/0.6 mA		
OEb	Side B Output Enable Input (Active LOW)	1.0/1.0	$20 \mu A / -0.6 m A$		
Z _a , Z _b	TRI-STATE Outputs	150/40(33.3)	-3 mÅ/24 mA (20 mA)		

Connection Diagrams



TL/F/9505-2

Functional Description

This device contains two identical 4-input multiplexers with TRI-STATE outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. This device is the logic implementation of a 2-pole, 4-position switch, where the position of the switch is determined by the logic levels supplied to the two select inputs. The logic equations for the outputs are shown below:

$$Z_{a} = \overline{OE}_{a} \bullet (I_{0a} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1a} \bullet \overline{S}_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet S_{0} + I_{2a} \bullet S_{1} \bullet S_{0})$$

$$Z_{b} = \overline{OE}_{b} \bullet (I_{0b} \bullet \overline{S}_{1} \bullet \overline{S}_{0} + I_{1b} \bullet \overline{S}_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet S_{0} + I_{2b} \bullet S_{1} \bullet S_{0})$$

If the outputs of TRI-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so that there is no overlap.

Truth Table


Select Inputs			Data Inputs			Output Enable	Output
S ₀	S ₁	lo	4	I2	l ₃	ŌĒ	Z
X	х	х	х	х	x	н	Z
L	L	L	x	х	X	L	L
L	L	н	х	х	x	L	н
н	L	×	L	x	x	L	L
н	L	x	н	х	х	L	н
L	н	X	х	L	х	L	L
L	н	X	х	н	х	L	н
н	н	X	х	х	L	L	L
н	н	Х	Х	X	н	L	Н

Address inputs S_0 and S_1 are common to both sections. H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Z = High Impedance

Logic Diagram



TL/F/9505-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Parameter

DC Electrical Characteristics

Symbol

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	

Military Commercial

Units

Vcc

+4.5V to +5.5V +4.5V to +5.5V

Conditions

253

			Min	Тур	Max			
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	Input LOW Voltage			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
VoH	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 24 mA
IIH	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
İBVI	Input HIGH Current Breakdown Test				100	μΑ	Мах	V _{IN} = 7.0V
IJГ	Input LOW Curre	ənt			-0.6	mA	Max	V _{IN} = 0.5V
Іодн	Output Leakage	Current			50	μΑ	Max	V _{OUT} = 2.7V
lozL	Output Leakage	Current			-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Cir	cuit Current	-60 -100		- 150 225	mA	Max	V _{OUT} = 0V V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} = V _{CC}
Izz	Bus Drainage Te	əst			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
Іссн	Power Supply C	urrent		11.5	16	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		16	23	mA	Max	V _O = LOW
lccz	Power Supply C	urrent		16	23	mA	Max	V _O = HIGH Z

54F/74F

...

_

Γ

...

253 AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations 74F 54F 74F $T_A = +25^{\circ}C$ $\begin{array}{l} {\rm T_{A},\,V_{CC}=\,Mil}\\ {\rm C_{L}=\,50\,pF} \end{array}$ $\begin{array}{l} \textbf{T}_{\textbf{A}}, \textbf{V}_{\textbf{CC}} = \textbf{Com} \\ \textbf{C}_{\textbf{L}} = 50 \ \textbf{pF} \end{array}$ Fig $V_{CC} = +5.0V$ Units Symbol Parameter No C_L = 50 pF Min Max Тур Min Max Min Max T Т tр 2-3

			176	ITICA	CHARLES .	max	FRIII	INCA		L
tpLH tpHL	Propagation Delay S _n to Z _n	4.5 3.0	8.5 6.5	11.5 9.0	3.5 2.5	15.0 11.0	4.5 3.0	13.0 10.0	ns	
t _{PLH} t _{PHL}	Propagation Delay I _n to Z _n	3.0 2.5	5.5 4.5	7.0 6.0	2.5 2.5	9.0 8.0	3.0 2.5	8.0 7.0	ns	I
t _{PZH} t _{PZL}	Output Enable Time	3.0 3.0	6.0 6.0	8.0 8.0	2.5 2.5	10.0 10.0	3.0 3.0	9.0 9.0	ns	I
^t PHZ ^t PLZ	Output Disable Time	2.0 2.0	3.7 4.4	5.0 6.0	2.0 2.0	6.5 8.0	2.0 2.0	6.0 7.0		

2-3

2-5

ADVANCED INFORMATION

256

National Semiconductor

54F/74F256 Dual 4-Bit Addressable Latch


General Description

The 'F256 dual addressable latch has four distinct modes of operation which are selectable by controlling the Clear and Enable inputs (see Function Table). In the addressable latch mode, data at the Data (D) inputs is written into the addressed latches. The addressed latches will follow the Data input with all unaddressed latches remaining in their previous states.

In the memory mode, all latches remain in their previous states and are unaffected by the Data or Address inputs. To eliminate the possibility of entering erroneous data in the latches, the enable should be held HIGH (inactive) while the address lines are changing. In the dual 1-of-4 decoding or demultiplexing mode ($\overline{MR} = \overline{E} = LOW$), addressed outputs will follow the level of the D inputs with all other outputs are LOW and unaffected by the Address and Data inputs.

Features

- Combines dual demultiplexer and 8-bit latch
- Serial-to-parallel capability
- Output from each storage bit available
- Random (addressable) data entry
- Easily expandable
- Common clear input
- Useful as dual 1-of-4 active HIGH decoder




Mode Select-Function Table

Operating	Inputs					Outputs			
Mode	MR	Ē	D	A ₀	A1	Q ₀	Q1	Q ₂	Q3
Master Reset	L	н	x	х	х	L	L	L	L
Demultiplex	L	L	d	L	L	Q = d	L	L	L
(Active HIGH	L	L	d	н	L	L L	$\mathbf{Q} = \mathbf{d}$	L	L
Decoder	L	L	d	L	н	L	L	Q = d	L
when D = H)	L	L	d	н	н	L	L	L	Q = 0
Store (Do Nothing)	н	н	x	x	x	qo	q 1	q 2	q 3
	н	L	d	L	L	Q = d	9 1	q 2	q 3
Addressable	н	L	d	н	L	qo	$\mathbf{Q} = \mathbf{d}$	q 2	q ₃
Latch	н	L	d	L	н	90	q 1	Q = d	q 3
	н	L	d	н	н	qo	q 1	q 2	Q = 0

H = HIGH Voltage Level Steady State L = LOW Voltage Level Steady State

X = Immaterial

a minimaterial
 d = HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition
 q = Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

National Semiconductor

54F/74F257A **Quad 2-Input Multiplexer with TRI-STATE® Outputs**

General Description


The 'F257A is a guad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus-oriented systems.


Features

- Multiplexer expansion by tying outputs together
- Non-inverting TRI-STATE outputs
- Input clamp diodes limit high-speed termination effects

Ordering Code: See Section 5

Logic Symbols





TL/F/9507-5

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
S	Common Data Select Input	1.0/1.0	20 µA/ − 0.6 mA		
ŌĒ	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
I _{0a} -I _{0d}	Data Inputs from Source 0	1.0/1.0	20 µA/−0.6 mA		
I _{1a} -I _{1d}	Data Inputs from Source 1	1.0/1.0	20 µA/−0.6 mA		
Za-Zd	TRI-STATE Multiplexer Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		

Functional Description

The 'F257A is a quad 2-input multiplexer with TRI-STATE outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equation for the outputs is shown below:

$Z_{n} = \overline{OE} \bullet (I_{n} \bullet S + I_{on} \bullet \overline{S})$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure the Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so there is no overlap.

Logic Diagram

Truth Table


Output Enable	Select Input	Data Inputs		Output
ŌE	S	lo	Ч	z
н	х	X	х	Z
L	н	X	L	L
L	н	X	н	н
L	L	L	х	L
L	L	н	х	н

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	- 55°C to + 125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Ter

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Symbol	Faia	r a: ani¢l01		Тур	Max	Unite	*CC	Conditions	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signa	
V _{IL}	input LOW Volta	ige			0.8	v		Recognized as a LOW Signa	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	
l _{iH}	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V	
^I BVi	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
۱ _{IL}	input LOW Curre	ənt			-0.6	mA	Max	$V_{iN} = 0.5V$	
lozh	Output Leakage	Current			50	μA	Max	$V_{OUT} = 2.7V$	
OZL	Output Leakage	Current			-50	μΑ	Мах	V _{OUT} = 0.5V	
os	Output Short-Cir	cuit Current	-60		- 150	mA	Max	$V_{OUT} = 0V$	
CEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$	
zz	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$	
ссн	Power Supply Current			9.0	15	mA	Max	V _O = HIGH	
CCL	Power Supply Current			14.5	22	mA	Max	V _O = LOW	
lccz	Power Supply Ci	urrent		15	23	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			54F T _A , V _{CC} = Mil C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
Symbol	Parameter									
		Min	Тур	Max	Min	Max	Min	Max		
tplh tphL	Propagation Delay I _n to Z _n	2.5 2.0	4.5 4.2	5.5 5.5	2.0 1.5	7.0 7.0	2.0 2.0	6.0 6.0	ns	2-3
tplh tphL	Propagation Delay S to Z _n	4.0 2.5	10.1 6.5	9.5 7.0	3.5 2.5	11.5 9.0	3.5 2.5	10.5 8.0	ns	2-3
tpzh tpzL	Output Enable Time	2.0 2.5	5.9 5.5	6.0 7.0	2.0 2.5	8.0 9.0	2.0 2.5	7.0 8.0		2-5
t _{PHZ} t _{PLZ}	Output Disable Time	2.0 2.0	4.3 4.5	6.0 6.0	2.0 2.0	7.0 8.5	2.0 2.0	7.0 7.0	ns	2-0

National Semiconductor

54F/74F258A Quad 2-Input Multiplexer with TRI-STATE® Outputs

General Description

The 'F258A is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected using a common data select input. The four outputs present the selected data in the complement (inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (OE) input, allowing the outputs to interface directly with bus-oriented systems.


Features

- Multiplexer expansion by tying outputs together
- Inverting TRI-STATE outputs

Connection Diagrams

Ordering Code: See Section 5

Logic Symbols




for DIP, SOIC and Flatpak S 16 Vcc - OE 15 14 3 -l_{0c} l_{1a} 13 -110 - Ž. 5 12 l_{nh} I_{1b} ß 11 -l_{0d} Ξ_b 10 -1_{1d} - Ī. GND g

TL/F/9508-1

Pin Assignment

ž,



TL/F/9508-2

258A

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	input i _{IH} /I _{IL} Output I _{OH} /I _{OL}		
S OE	Common Data Select Input TRI-STATE Output Enable Input (Active LOW) Data Inputs from Source 0	1.0/1.0 1.0/1.0 1.0/1.0	20 μA/ 0.6 mA 20 μA/ 0.6 mA 20 μA/ 0.6 mA		
l _{0a} -l _{0d} l _{1a} -l _{1d} Za-Zd	Data Inputs from Source 1 TRI-STATE Inverting Data Outputs	1.0/1.0 150/40 (33.3)	20 μA/ - 0.6 mA - 3 mA/24 mA (20 mA)		

4-213

Functional Description

The 'F258A is a quad 2-input multiplexer with TRI-STATE outputs. It selects four bits of data from two sources under control of a common Select input (S). When the Select input is LOW, the l_{0x} inputs are selected and when Select is HIGH, the l_{1x} inputs are selected. The data on the selected inputs appears at the outputs in inverted form. The 'F258A is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equation for the outputs is shown below:

$$\overline{Z}_n = \overline{OE} \bullet (I_{1n} \bullet S + I_{0n} \bullet \overline{S})$$

Truth Table

Output Enable	Select Input	Data Inputs		Output
ŌE	S	lo	l ₁	Ī
н	x	X	x	z
L L	н	x	L	н
L L	н	X	н	L
L	L	L	х	н
L	L	н	Х	L

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs of the TRI-STATE devices are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to TRI-STATE devices whose outputs are tied together are designed so there is no overlap.


TL/F/9508-4





X = ImmaterialZ = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to $+5.5V$
twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Dara	Parameter		54F/74	:	Units	Vcc	Conditions	
Symbol	raia		Min	Тур	Max	Units	VCC	Conditions	
VIH	Input HIGH Volt	2.0			v		Recognized as a HIGH Signal		
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	I _{OL} = 20 mA I _{OL} = 24 mA	
Чн	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Curr Breakdown Test				100	μA	Мах	V _{IN} = 7.0V	
կլ	Input LOW Curre	ent			-0.6	mA	Max	V _{IN} = 0.5V	
lozh	Output Leakage	Current			50	μA	Max	V _{OUT} = 2.7V	
lozl	Output Leakage	Current			-50	μA	Max	$V_{OUT} = 0.5V$	
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$	
Izz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$	
I _{CCH}	Power Supply Current			6.2	9.5	mA	Max	V _O = HIGH	
ICCL	Power Supply Current			15.1	23	mA	Max	V _O = LOW	
Iccz	Power Supply C	urrent		11.3	17	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol		74F		54F T _A , V _{CC} = Mil C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$								
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay I_n to \overline{Z}_n	2.5 1.0		5.3 4.0	2.0 1.0	7.5 6.0	2.0 1.0	6.0 5.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay S to \overline{Z}_n	3.0 2.5		7.5 7.0	3.0 2.5	9.5 9.0	3.0 2.5	8.5 8.0	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	2.0 2.5		6.0 7.0	2.0 2.5	8.0 9.0	2.0 2.5	7.0 8.0		0.5
t _{PHZ} t _{PLZ}	Output Disable Time	2.0 2.0		6.0 6.0	1.5 2.0	7.0 8.5	2.0 2.0	7.0 7.0	ns	2-5

Connection Diagrams





ADVANCED INFORMATION

Pin Assignment

for LCC and PCC Q₂ Q₁ NC Q₀ A₂ (8) (7) (6) (5) (4)

[4 15 18 17 18

Q₆ Q₇ NC D Ē

3 A1

1 NČ

四 V_{CC} 面 MR

TL/F/9509-3

5 I A0

259

54F/74F259 8-Bit Addressable Latch

National Semiconductor

General Description

Logic Symbols

The 'F259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW Enable. It is functionally identical to the 9334 and 93L34 8-bit addressable latch.

Features

Pin Assignment for

DIP, SOIC and Flatpak

A1

٨,

Qn

Q1

Q.2

Q3

GND --- 8

- Serial-to-serial conversion
- Eight bits of storage with output of each bit available

03 9 Сир Ю 2

NC 🔟

Q4 [2

Q₅ 🔝

- Random (addressable) data entry
- Active high demultiplexing or decoding capability
- Common clear

۷œ

14 - Ē

-05

TL/F/9509-2

15


13 D


12 - 07


11-06

10

9 – 04







National Semiconductor

54F/74F269 8-Bit Bidirectional Binary Counter

General Description


The 'F269 is a fully synchronous 8-stage up/down counter featuring a preset capability for programmable operation, carry lookahead for easy cascading and a U/\overline{D} input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.


Features

- Synchronous counting and loading
- Built-in lookahead carry capability
- Count frequency 100 MHz
- Supply current 113 mA typ
- 300 mil slimline package

Ordering Code: See Section 5

Logic Symbols





Function T	ab	le
------------	----	----

PE	CEP	CET	บ/ฮิ	CP	Function
L	х	х	х	~	Parallel Load All Flip-Flops
н	н	x	х	~	Hold
н	x	н	х	~	Hold (TC Held HIGH)
н	L	L	н		Count Up
н	L	L	L		Count Down

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Transition LOW-to-HIGH

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
P0-P7	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA		
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
U/D	Up-Down Count Control Input	1.0/1.0	$20 \mu A / -0.6 m A$		
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
CP	Clock Input	1.0/1.0	20 µA/-0.6 mA		
TC	Terminal Count Output (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
Q0-Q7	Flip-Flop Outputs	50/33.3	-1 mA/20 mA		

Logic Diagram

269



4-220

TL/F/9510-6

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74I	F	Units	Vcc	Conditions
Symbol	raia.	meter	Min	Тур	Max	Units	VCC	Conditions
V _{IH}	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} ≕ 20 mA l _{OL} = 20 mA
Iн	Input HIGH Curr	ent			20	μA	Мах	V _{IN} = 2.7V
^I BVI	Input HIGH Curr Breakdown Test		-		100	μΑ	Мах	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply Current			104	125	mA	Max	V _O = HIGH
ICCL	Power Supply Cu	urrent		113	135	mA	Max	V _O = LOW

4			74F		5	4F	74	4F		
Symbol	Parameter	vc	A = +25° CC = +5. CL = 50 p	vo	$T_{A}, V_{CC} = MII$ $C_{L} = 50 \text{ pF}$		$\begin{array}{c} \textbf{T_{A}, V_{CC} = Com} \\ \textbf{C_{L} = 50 pF} \end{array}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100					85		MHz	2–1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n (Count-Up)	3.5 4.5		8.0 10.5			3.5 4.5	9.0 11.0	ns	2–3
tpLH tpHL	Propagation Delay U/D to TC	3.5 4.5		9.5 9.5			3.5 4.5	10.0 11.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay CET to TC	3.5 3.0		9.0 10.5			3.5 3.0	10.5 11.5	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay CP to TC	4.5 5.0		10.0 10.0			4.5 4.5	10.5 10.5	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay CP to _{Qn} (Count-Down)	3.5 4.5		10.5 10.5			3.5 4.5	11.0 11.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n (Load)	3.5 4.0		9.0 9.0			3.5 4.0	10.0 9.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC}	; = MII	T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Data to CP	3.5 3.0				4.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Data to CP	1.0 1.0				2.0 1.0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	5.5 5.5				6.5 6.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0				0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW CET or CEP to CP	6.0 8.0				6.5 9.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0				0			2-0
t _w (H) t _w (L)	Clock Pulse Width, HIGH or LOW	3.5 3.5				3.5 4.0	_	ns	2-4
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	8.0 6.0				9.5 7.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW U/D to CP	0.0 0.0				0.0 0.0		ns	2-6

4



54F/74F273 Octal D Flip-Flop

General Description

The 'F273 has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.


All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

Features

- Ideal buffer for MOS microprocessor or memory
- Eight edge-triggered D flip-flops
- Buffered common clock
- Buffered, asynchronous Master Reset
- See 'F377 for clock enable version
- See 'F377 for transparent latch version
- See 'F374 for TRI-STATE® version

Connection Diagrams

Logic Symbols




Mode Select-Function Table


Operating Mode		Output		
	MR	СР	Dn	Q _n
Reset (Clear)	L	Х	х	L
Load '1'	н		h	н
Load '0'	н		1	L

- H = HIGH Voltage Level steady state h = HIGH Voltage Level one setup time prior to the LOW-to-HIGH clock transition
- $\label{eq:linear} \begin{array}{l} \mbox{transmith} \\ \mbox{I} = LOW \mbox{ Voltage Level steady state} \\ \mbox{I} = LOW \mbox{ Voltage Level one setup time prior to the LOW-to-HIGH clock} \end{array}$ transition

X = Immaterial $\checkmark = LOW-to-HIGH clock transition$



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



			IF/74 F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
I0-18	Data Inputs	1.0/1.0	20 µA/−0.6 mA
Σο	Odd Parity Output	50/33.3	-1 mA/20 mA
Σ _E	Even Parity Output	50/33.3	-1 mA/20 mA




Truth Table

Number of	Outputs				
HIGH Inputs I ₀ -i ₈	Σ Even	Σ Odd			
0, 2, 4, 6, 8	н	L			
1, 3, 5, 7, 9	L	н			

H == HIGH Voltage Level L = LOW Voltage Level

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	~-0.5V to V _{CC}
TRI-STATE [®] Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Recommended Operating Conditions

Free Air Ambient Te

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	meter		54F/74I	=	Units	Vcc	Conditions
Symbol	rara	meter	Min	Тур	Max		VCC	Conditions
VIH	input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} ≕ − 18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Test				100	μA	Max	V _{IN} = 7.0V
4L	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
CEX	Output HIGH Leakage Current				250	μA	Max	V _{OUT} = V _{CC}
ССН	Power Supply Current			25	38	mA	Max	V _O = HIGH

280	AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations											
			74F		54	4F	74	4F				
	Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mil C _L = 50 pF				Units	Fig No		
			Min	Тур	Max	Min	Max	Min	Max			
	tPLH tPHL	Propagation Delay I_n to Σ_E	6.5 6.5	10.0 11.0	15.0 16.0	6.5 6.5	20.0 21.0	6.5 6.5	16.0 17.0	ns	2–3	
	t _{PLH} t _{PHL}	Propagation Delay I_n to Σ_O	6.0 6.5	10.0 11.0	15.0 16.0	6.0 6.5	20.0 21.0	6.0 6.5	16.0 17.0	ns	2-3	



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			4F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A0-A3	A Operand Inputs	1.0/2.0	20 µA/ – 1.2 mA
B0-B3	B Operand Inputs	1.0/2.0	20 µA/ - 1.2 mA
Co	Carry Input	1.0/1.0	20 µA/-0.6 mA
S0-S3	Sum Outputs	50/33.3	-1 mA/20 mA
C ₄	Carry Output	50/33.3	-1 mA/20 mA

4

283

4-229

283

Functional Description

The 'F283 adds two 4-bit binary words (A plus B) plus the incoming Carry (C₀). The binary sum appears on the Sum (S₀-S₃) and outgoing carry (C₄) outputs. The binary weight of the various inputs and outputs is indicated by the subscript numbers, representing powers of two.

$$\begin{array}{l} 2^0 \left(A_0 + B_0 + C_0 \right) + 2^1 \left(A_1 + B_1 \right) \\ + 2^2 \left(A_2 + B_2 \right) + 2^3 \left(A_3 + B_3 \right) \\ = S_0 + 2S_1 + 4S_2 + 8S_3 + 16C_4 \\ & \text{Where} \left(+ \right) = \text{plus} \end{array}$$

Interchanging inputs of equal weight does not affect the operation. Thus C₀, A₀, B₀ can be arbitrarily assigned to pins 5, 6 and 7 for DIPS, and 7, 8 and 9 for chip carrier packages. Due to the symmetry of the binary add function, the 'F283 can be used either with all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). See *Figure 1*. Note that if C₀ is not used it must be tied LOW for active HIGH logic or tied HIGH for active LOW logic.

Due to pin limitations, the intermediate carries of the 'F283 are not brought out for use as inputs or outputs. However,

other means can be used to effectively insert a carry into, or bring a carry out from, an intermediate stage. Figure 2 shows how to make a 3-bit adder. Tying the operand inputs of the fourth adder (A₃, B₃) LOW makes S₃ dependent only on, and equal to, the carry from the third adder. Using somewhat the same principle, Figure 3 shows a way of dividing the 'F283 into a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry (C10) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2. Note that as long as A2 and B2 are the same, whether HIGH or LOW, they do not influence S2. Similarly, when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third stage. Figure 4 shows a method of implementing a 5-input encoder, where the inputs are equally weighted. The outputs S0, S1 and S2 present a binary number equal to the number of inputs $l_1 - l_5$ that are true. Figure 5 shows one method of implementing a 5-input majority gate. When three or more of the inputs I1-I5 are true, the output M5 is true.

	C ₀	A ₀	A 1	A ₂	A ₃	B ₀	B 1	B ₂	B ₃	S ₀	S ₁	S ₂	S ₃	C4
Logic Levels	L	L	н	L	Н	н	L	L	н	н	н	L	L	н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

Active HIGH: 0 + 10 + 9 = 3 + 16 Active LOW: 1 + 5 + 6 = 12 + 0 FIGURE 1. Active HIGH versus Active LOW Interpretation





FIGURE 2. 3-Bit Adder








FIGURE 3. 2-Bit and 1-Bit Adders



4-230



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to $+5.5V$
Current Applied to Output	
in I OW/ State (Max)	twice the reted l_{o} (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Paramete			54F/74	F	Units	Vcc	Conditions
Jymbol	Paramoto		Min	Тур	Max	Units	¥66	Conditions
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	v	Min	I _{IN} = -18 mA
V _{OH}	Voltage 74	F 10% V _{CC} F 10% V _{CC} F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
VOL		F 10% V _{CC} F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 20 mA
IIH	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test			_	100	μA	Max	V _{IN} = 7.0V
Ι _{ΙĽ}	Input LOW Current				-0.6 -1.2	mA	Max	$V_{IN} = 0.5V (C_O)$ $V_{IN} = 0.5V (A_n, B_n)$
los	Output Short-Circuit (Current	-60		- 150	mA	Max	V _{OUT} == 0V
ICEX	Output HIGH Leakag	e Current			250	μA	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply Curren	t		36	55	mA	Max	V _O = HIGH
ICCL	Power Supply Curren	t		36	55	mA	Max	$V_0 = LOW$

Symbol			74F		54	4F	7	4F	Units	Fig No
	Parameter	v	^C A = +25° CC = +5.0 CL = 50 P	DV		c = Mil 50 pF		s = Com 50 pF		
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay C ₀ to S _n	3.5 3.0	7.0 7.0	9.5 9.5	3.5 3.0	14.0 14.0	3.5 3.0	11.0 11.0	ns	2-3
t _{PLH}	Propagation Delay A _n or B _n to S _n	3.0 3.0	7.0 7.0	9.5 9.5	3.0 3.0	17.0 14.0	3.0 3.0	13.0 11.5	ņs	2-3
t _{PLH}	Propagation Delay C_0 to C_4	3.0 3.0	5.7 5.4	7.5 7.0	3.0 2.5	10.5 10.0	3.0 3.0	8.5 8.0	ns	2-3
tPLH tPHL	Propagation Delay A_n or B_n to C_4	3.0 2.5	5.7 5.3	7.5 7.0	3.0 2.5	10.5 10.0	3.0 2.5	8.5 8.0	ns	2-3

ADVANCED INFORMATION

National Semiconductor

54F/74F298 Quad 2-Input Multiplexer with Storage

General Description

This device is a high-speed multiplexer with storage. It selects four bits of data from two sources (Ports) under the control of a common Select input (S). The selected data is transferred to the 4-bit output register synchronous with the HIGH-to-LOW transition of the Clock input (\overline{CP}). The

4-bit register is fully edge triggered. The Data inputs (I_0 and I_1) and Select input (S) must be stable only one setup time prior to the HIGH-to-LOW transition of the clock for predictable operation.

Logic Symbols **Connection Diagrams** IEEE/IEC **Pin Assignment Pin Assignment** for DIP, SOIC and Flatpak for LCC and PCC VIIY 111 110 NC 100 108 8 7 6 5 4 16 ~ ~ I_{1b} ۷œ 15 ٩, I1, 1,20 311a l_{od} 9 GND 10 14 Q, Ь, 1.2D 211b ha h NC 11 TINC ю 13 ٩ 4, loc 12 20 V_{CC} Чъ S 13 19 Q 110 1_{0e} 5 ĥ٥ GND 14 15 16 17 18 64 OP Q, NC Q, Q, 40 TL/F/9514-2 TL/F/9514-3 TL/F/9514-4 1 1 1 4. 10b 11b 100 110 10d 11d TL/F/9514-1 Logic Diagram ٩, Qd TL/F/9514-5 Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

National Semiconductor

54F/74F299 Octal Universal Shift/Storage Register with Common Parallel I/O Pins

General Description


The 'F299 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Four modes of operation are possible: hold (store), shift left, shift right and load data. The parallel load inputs and flip-flop outputs are multiplexed to reduce the total number of package pins. Additional outputs, Q0-Q7, are provided to allow easy serial cascading. A separate active LOW Master Reset is used to reset the register.


Features

- Common parallel I/O for reduced pin count
- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- TRI-STATE outputs for bus-oriented applications

Ordering Code: See Section 5


Logic Symbols





Pin Assignment

Connection Diagrams



TL/F/9515-2

4

Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA
DS0	Serial Data Input for Right Shift	1.0/1.0	20 µA/−0.6 mA
DS7	Serial Data Input for Left Shift	1.0/1.0	20 µA/0.6 mA
S ₀ , S ₁	Mode Select Inputs	1.0/2.0	20 µA/-1.2 mA
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
OE ₁ , OE ₂	TRI-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 µA/−0.6 mA
1/00-1/07	Parallel Data Inputs or	3.5/1.083	70 µA/−0.65 mA
	TRI-STATE Parallel Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)
Q ₀ , Q ₇	Serial Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 'F299 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁, as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on MR overrides the Select and CP inputs and resets the flip-flops. All other state changes are initiated by the rising edge of the clock. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed. A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, hold, load and reset operations can still occur. The TRI-STATE outputs are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

Mode Select	t Table
-------------	---------


	inp	outs		Response
MR	S ₁	S ₀	СР	
L	х	х	х	Asynchronous Reset; $Q_0 - Q_7 = LOW$
н	н	н	\checkmark	Parallel Load; $I/O_n \rightarrow Q_n$
н	L	н	\checkmark	Shift Right; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1$, etc.
н	н	L	\checkmark	Shift Left; $DS_7 \rightarrow Q_7, Q_7 \rightarrow Q_6$, etc.
н	L	L	х	Hold

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

_ = LOW-to-HIGH Clock Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output TRI-STATE Output Current Applied to Output

-0.5V to V_{CC} -0.5V to +5.5V

in LOW State (Max)

twice the rated IOL (mA)

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial Supply Voltage Military Commercial

-55°C to +125°C 0°C to +70°C

+4.5V to +5.5V +4.5V to +5.5V

DC Electrical Characteristics

Symbol	Baramatar	Parameter		54F/74F		Linite	Vcc	c Conditions		
Synnor	Falanotor		Min	Тур	Max	UIIIII	*CC	Conditions		
VIH	Input HIGH Voltage		2.0			٧		Recognized as a HIGH Signal		
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal		
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	$I_{\rm IN} = -18 \rm mA$		
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.5			v	Min	$ \begin{split} &I_{OH} = -1 \text{ mA} \left(Q_0, Q_7, I/O_n \right) \\ &I_{OH} = -3 \text{ mA} \left(I/O_n \right) \\ &I_{OH} = -1 \text{ mA} \left(Q_0, Q_7, I/O_n \right) \\ &I_{OH} = -3 \text{ mA} \left(I/O_n \right) \\ &I_{OH} = -1 \text{ mA} \left(Q_0, Q_7, I/O_n \right) \\ &I_{OH} = -3 \text{ mA} \left(I/O_n \right) \end{split} $		
V _{OL}	Output LOW Voltage	54 10% V _{CC} 74 10% V _{CC} 74 10% V _{CC}			0.5 0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA} (Q_0, Q_7)$ $I_{OL} = 24 \text{ mA} (I/O_n)$		
lн	Input HIGH Current				20	μA	Max	$V_{IN} = 2.7V (CP, DS_0, DS_7, S_0, S_1, \overline{MR}, \overline{OE}_1, \overline{OE}_2)$		
^I BVI	Input HIGH Current Breakdown Test				100	μA	Max	$\label{eq:VIN} \begin{split} V_{\text{IN}} &= \text{7.0V} \left(CP, DS_0, DS_7, S_0, S_1, \\ \overline{MR}, \overline{OE}_1, \overline{OE}_2 \right) \end{split}$		
IBVIT	Input HIGH Current Breakdown Test (I/O)				1.0	mA	Max	V _{IN} = 5.5V (I/O _n)		
l _{IL}	Input LOW Current				-0.6 -1.2		Max	$v_{\rm IN} = 0.5v (S_0, S_1)$		
l _{IH} + Iozh	Output Leakage Current				70			$V_{I/O} = 2.7V (I/O_n)$		
I _{IL} + I _{OZL}	Output Leakage Current				- 650	μA	Мах	$V_{I/O} = 0.5V (I/O_n)$		
los	Output Short-Circuit Current		-60)	- 150	mA	Max	V _{OUT} = 0V		
ICEX	Output HIGH Leakage Curren	nt			250	μA	Max	V _{OUT} = V _{CC}		
Izz	Bus Drainage Test				500	μA	0.0V	V _{OUT} = V _{CC}		
ICCH	Power Supply Current			68	95	mA	Max	V _O = HIGH		
ICCL	Power Supply Current			68	95	mA	Max	V _O = LOW		
Iccz	Power Supply Current			68	95	mA	Max	V _O = HIGH Z		

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		54	4F	74	4F		
Symbol	Parameter	Va	A = +25° CC = +5.0 CL = 50 pl	V		_C = Mil 50 pF	T _A , V _{CC} C _L =	Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Input Frequency	70	100				70		MHz	21
t _{PLH} t _{PHL}	Propagation Delay CP to Q_0 or Q_7	4.0 3.5	7.0 6.5	9.0 8.5			4.0 3.5	10.0 9.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to I/O _n	4.0 5.0	7.0 8.5	9.0 11.0			4.0 5.0	10.0 12.0	115	
t _{PHL}	Propagation Delay \overline{MR} to Q_0 or Q_7	4.5	7.5	9.5			4.5	10.5	ns	2-3
t _{PHL}	Propagation Delay MR to I/O _n	6.5	11.0	14.0			6.5	15.0	110	
t _{PZH} t _{PZL}	Output Enable Time OE to I/O _n	3.5 4.0	6.0 7.0	8.0 10.0			3.5 4.0	9.0 11.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time OE to I/O _n	2.5 2.0	4.5 4.0	6.0 5.5			2.5 2.0	7.0 6.5		

AC Operating Requirements: See Section 2 for Waveforms

		7	4F	54F		74F			
Symbol	Parameter		+ 25°C + 5.0V	T _A , V _{CC}	; = MII	$T_{A}, V_{CC} = Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW S_0 or S_1 to CP	8.5 8.5				8.5 8.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW S_0 or S_1 to CP	0 0				0			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW I/O_n , DS ₀ or DS ₇ to CP	5.0 5.0				5.0 5.0			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW I/O_n , DS ₀ or DS ₇ to CP	2.0 2.0				2.0 2.0		– ns	2-6
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	7.0 7.0				7.0 7.0		ns	2-4
t _w (L)	MR Pulse Width, LOW	7.0				7.0		ns	2-4
t _{rec}	Recovery Time, MR to CP	7.0				7.0		ns	2–6

National Semiconductor

54F/74F322 Octal Serial/Parallel Register with Sign Extend

General Description

322

The 'F322 is an 8-bit shift register with provision for either serial or parallel loading and with TRI-STATE® parallel outputs plus a bi-state serial output. Parallel data inputs and parallel outputs are multiplexed to minimize pin count. State changes are initiated by the rising edge of the clock. Four synchronous modes of operation are possible: hold (store), shift right with serial entry, shift right with sign extend and parallel load. An asynchronous Master Reset (MR) input overrides clocked operation and clears the register.


Features

- Multiplexed parallel I/O ports
- Separate serial input and output
- Sign extend function
- TRI-STATE outputs for bus applications

Ordering Code: See Section 5

Logic Symbols D₀ D₁ RE S/P SE CP TL/F/9516-3 IEEE/IEC ΪŔ ŌÊ 2EN15 ŔĒ G3 3M1(SHIFT) \$/P 3M2(PAR LOAD) >C8/1 → c۶ ŜĒ G4 b 8,4,1,6D 65 4,5,1,6D Do 4,5,1,6D D, 2,6D 27 1/07 ⊽7,5 2,60 ⊳ z8• 1/0₆ ♥ 8,15 1/05 1/04 1/03 1/02 1/01 1/00 2.60 D Z14 ▼ 14,15 Qn TL/F/9516-5

Connection Diagrams



54F/74F Pin Names Description U.L. Input Im/In HIGH/LOW Output IOH/IOL RE 20 µA/-0.6 mA Register Enable Input (Active LOW) 1.0/1.0 S/P Serial (HIGH) or Parallel (LOW) Mode Control Input 1.0/1.0 20 µA/-0.6 mA SE Sign Extend Input (Active LOW) 1.0/3.0 20 µA/-1.8 mA Serial Data Select Input 1.0/2.0 20 µA/-1.2 mA s D₀, D₁ Serial Data Inputs 1.0/1.0 20 µA/-0.6 mA CP Clock Pulse Input (Active Rising Edge) 1.0/1.0 20 µA/-0.6 mA MR Asynchronous Master Reset Input (Active LOW) 1.0/1.0 20 µA/-0.6 mA ŌĒ TRI-STATE Output Enable Input (Active LOW) 1.0/1.0 $20 \mu A / -0.6 m A$ Qo **Bi-State Serial Output** 50/33.3 -1 mA/-20 mA 70 µA/-0.65 mA 1/00-1/07 Multiplexed Parallel Data Inputs or 3.5/1.083 **TRI-STATE Parallel Data Outputs** 150/40 (33.3) 3 mA/24 mA (20 mA)

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Functional Description

The 'F322 contains eight D-type edge triggered flip-flops and the interstage gating required to perform right shift and the intrastage gating necessary for hold and synchronous parallel load operations. A LOW signal on RE enables shifting or parallel loading, while a HIGH signal enables the hold mode. A HIGH signal on S/P enables shift right, while a LOW signal disables the TRI-STATE output buffers and enables parallel loading. In the shift right mode a HIGH signal on SE enables serial entry from either Do or D1, as determined by the S input. A LOW signal on SE enables shift right but Q7 reloads its contents, thus performing the sign extend function required for the 'F384 Twos Complement Multiplier. A HIGH signal on OE disables the TRI-STATE output buffers, regardless of the other control inputs. In this condition the shifting and loading operations can still be performed.

							MO	de Sele								
Mode	Inputs							Outputs							Q	
mode	MR	RE	S/P	SE	S	ŌE*	СР	1/07	I/O ₆	I/O ₅	1/04	I/O ₃	I/O ₂	I/0 ₁	I/O ₀	
Clear	L	X X	X X	X X	x x	L H	× ×	LΝ	L Z	L Z	L Z	L Z	L Z	L Z	L Z	L L
Parallel Load	н	L	L	x	x	x	\langle	I7	1 ₆	I5	I4	l ₃	l ₂	4	Io	Io
Shift Right	нн	L L	нт	H H	L H	L	$\langle \rangle$	D ₀ D ₁	07 07	0 ₆ 0 ₆	0 ₅ 0 ₅	O₄ O₄	O3 O3	02 02	01 01	0 ₁ 0 ₁
Sign Extend	н	L	н	L	x	L	~	07	07	0 ₆	O5	04	O ₃	O2	01	01
Hold	н	н	х	x_	х	Ĺ	~	NC	NC	NC	NC	NC	NC	NC	NC	NC

Made Coloct Table

*When the OE input is HIGH all I/On terminals are at the high impedance state; sequential operation or clearing of the register is not affected.

Note 1: I7-In = The level of the steady-state input at the respective I/O terminal is loaded into the filp-flop while the filp-flop outputs (except Q0) are isolated from the I/O terminal.


Note 2: D_0 , $D_1 =$ The level of the steady-state inputs to the serial multiplexer input.

Note 3: O7-O0 = The level of the respective Qn flip-flop prior to the last Clock LOW-to-HIGH transition.

H = HIGH Voltage Level

L = LOW Voltage Level

Z = High Impedance Output State = LOW-to-HIGH Transition



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions	
Symbol	Faia	meter	Min	Тур	Max	Units	*cc	Conditions	
VIH	Input HIGH Volta	ge	2.0			V		Recognized as a HIGH Signal	
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dioc	le Voltage			-1.2	v	Min	$l_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} (Q_0, I/O_n) \\ I_{OH} &= -3 \text{ mA} (I/O_n) \\ I_{OH} &= -1 \text{ mA} (Q_0, I/O_n) \\ I_{OH} &= -3 \text{ mA} (I/O_n) \\ I_{OH} &= -1 \text{ mA} (Q_0, I/O_n) \\ I_{OH} &= -3 \text{ mA} (I/O_n) \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$\begin{split} _{OL} &= 20 \text{ mA} (Q_0, /O_n) \\ _{OL} &= 20 \text{ mA} (Q_0) \\ _{OL} &= 24 \text{ mA} (/O_n) \end{split}$	
1 _{IH}	Input HIGH Curre	ent			20	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Curre Breakdown Test	ent			100	μΑ	Max	V _{IN} = 7.0V (Non-I/O inputs)	
IBVIT	Input HIGH Curre Breakdown Test				1.0	mA	Max	$V_{\rm IN} = 5.5V \left({\rm I}/{\rm O}_{\rm n} \right)$	
l _{IL}	Input LOW Curre	nt			-0.6 -1.2 -1.8	mA mA mA	Max Max Max		
I _{IH} + Iozн	Output Leakage	Current			70	μА	Мах	$V_{I/O} = 2.7V (I/O_n)$	
I _{IL} + I _{OZL}	Output Leakage	Current			-650	μΑ	Max	$V_{I/O} = 0.5V (I/O_n)$	
los	Output Short-Circ	cuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Lea Current	akage			250	μΑ	Max	$V_{OUT} = V_{CC}$	
Izz	Bus Drainage Te	st			500	μA	0.0V	$V_{OUT} = V_{CC}$	
lcc	Power Supply Cu	rrent		60	90	mA	Max		

1			74F		5	4F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C V_{CC} = +5.0V C_{L} = 50 \text{ pF}$				c = Mil 50 pF	T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
max	Maximum Clock Frequency	70	90		50		70		MHz	2-
PLH PHL	Propagation Delay CP to I/O _n	3.5 5.0	7.0 8.5	7.5 11.0	3.5 3.5	9.5 10.0	3.5 5.0	8.5 12.0	ns	2-
PLH PHL	Propagation Delay CP to Q_0	3.5 3.5	7.0 7.0	9.0 8.0	3.5 3.5	11.0 10.0	3.5 3.5	10.0 9.0	113	
PHL	Propagation Delay MR to I/O _n	6.0	10.0	13.0	6.0	15.0	6.0	14.0	ns	2-
PHL	$\frac{Propagation Delay}{MR} to Q_0$	5.5	7.5	12.0	5.5	14.0	5.5	13.0	ns	2-
PZH PZL	Output Enable Time OE to I/O _n	3.0 4.0	6.5 8.5	9.0 11.0	3.0 4.0	12.5 14.5	3.0 4.0	10.0 12.0	ns	2-
PHZ	Output Disable Time OE to I/O _n	2.0 2.0	4.5 5.0	6.0 7.0	2.0 2.0	8.0 10.0	2.0 2.0	7.0 8.0	113	
PZH PZL	Output Enable Time S/P to I/On	4.5 5.5	8.0 10.0	10.5 14.0	4.5 5.5	13.5 17.0	4.5 5.5	11.5 15.0	ns	2-
PHZ PLZ	Output Disable Time S/P to I/On	5.0 6.0	9.0 12.0	11.5 15.5	5.0 6.0	16.5 19.5	5.0 6.0	12.5 16.5	115	2-

AC Operating Requirements: See Section 2 for Waveforms

		74F	54F	74F		
Symbol	Parameter	$\begin{array}{l} \mathbf{T_A}=+25^\circ\mathbf{C}\\ \mathbf{V_{CC}}=+5.0\mathbf{V} \end{array}$	T _A , V _{CC} = N	III $T_A, V_{CC} = Com$	Units	Fig No
		Min Max	Min M	Max Min Max]	
t _s (H) t _s (L)	Setup Time, HIGH or LOW RE to CP	6.0 14.0	14.0 18.0	7.0 16.0	ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0	0	0	ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW D ₀ , D ₁ or I/O _n to CP	6.5 6.5	8.5 8.5	7.5 7.5	ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D_0 , D_1 or I/O _n to CP	2.0 2.0	3.0 3.0	3.0 3.0	ns	26
t _s (H) t _s (L)	Setup Time, HIGH or LOW SE to CP	7.0 2.5	9.0 11.0	8.0 3.5	ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	2.0 0.0	2.0 1.0	2.0 0.0	ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW S/P to CP	11.0 13.5	13.0 21.0	12.0 15.5	ns	2–6
t _s (H) t _s (L)	Setup Time, HIGH or LOW S to CP	6.5 9.0	8.5 11.0	7.5 10.0	ns	2–6
t _h (H) t _h (L)	Hold Time, HIGH or LOW S or S/P to CP	0 0	1.0 0	0	ns	2–6
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	7.0	8.0	7.0	ns	2-4
t _w (L)	MR Pulse Width, LOW	5.5	7.5	6.5		2-4
t _{rec}	Recovery Time MR to CP	8.0	12.0	8.0	ns	2-6

National Semiconductor

54F/74F323 Octal Universal Shift/Storage Register with Synchronous Reset and Common I/O Pins

General Description

The 'F323 is an 8-bit universal shift/storage register with TRI-STATE® outputs. Its function is similar to the 'F299 with the exception of Synchronous Reset. Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count. Separate serial inputs and outputs are provided for Q_0 and Q_7 to allow easy cascading. Four operation modes are possible: hold (store), shift left, shift right and parallel load.

Features


Common parallel I/O for reduced pin count


Connection Diagrams

- Additional serial inputs and outputs for expansion
- Four operating modes: shift left, shift right, load and store
- TRI-STATE outputs for bus-oriented applications


Ordering Code: See Section 5

Logic Symbols









Unit Loading/Fan Out: See Section 2 for U.L. definitions

f		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	input i _{IH} /I _{IL} Output i _{OH} /I _{OL}			
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA			
DS0	Serial Data Input for Right Shift	1.0/1.0	$20 \mu \text{A} / -0.6 \text{mA}$			
DS7	Serial Data Input for Left Shift	1.0/1.0	20 µA/−0.6 mA			
S _{0,} S ₁ SR	Mode Select Inputs	1.0/2.0	20 µA/−1.2 mA			
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA			
OE1, OE2	TRI-STATE Output Enable Inputs (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA			
1/00-1/07	Multiplexed Parallel Data Inputs	3.5/1.083	70 µA/−0.65 mA			
	TRI-STATE Parallel Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)			
Q _{0,} Q ₇	Serial Outputs	50/33.3	-1 mA/20 mA			

Functional Description

The 'F323 contains eight edge-triggered D-type flip-flops and the interstage logic necessary to perform synchronous reset, shift left, shift right, parallel load and hold operations. The type of operation is determined by S₀ and S₁ as shown in the Mode Select Table. All flip-flop outputs are brought out through TRI-STATE buffers to separate I/O pins that also serve as data inputs in the parallel load mode. Q₀ and Q₇ are also brought out on other pins for expansion in serial shifting of longer words.

A LOW signal on \overline{SR} overrides the Select inputs and allows the flip-flops to be reset by the next rising edge of CP. All

other state changes are also initiated by the LOW-to-HIGH CP transition. Inputs can change when the clock is in either state provided only that the recommended setup and hold times, relative to the rising edge of CP, are observed.

A HIGH signal on either \overline{OE}_1 or \overline{OE}_2 disables the TRI-STATE buffers and puts the I/O pins in the high impedance state. In this condition the shift, load, hold and reset operations can still occur. The TRI-STATE buffers are also disabled by HIGH signals on both S_0 and S_1 in preparation for a parallel load operation.

	Ing	oute		Response
SR	S ₁	S ₀	СР	naponeo
L	×	х	~	Synchronous Reset; $Q_0 - Q_7 = LOW$
н	н	н	~	Parallel Load; $I/O_n \rightarrow Q_n$
н	L	н	~	Shift Right; $DS_0 \rightarrow Q_0, Q_0 \rightarrow Q_1$, etc.
н	н	L	~	Shift Left; $DS_7 \rightarrow Q_7, Q_7 \rightarrow Q_6$, etc.
н	L	L	x	Hold

Mode Select Table


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOW-to-HIGH transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	~-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IoI (mA)

In LOW State (MAX) twice the rated IOL (MA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parame	ator	54F/74F			Units	Vcc	Conditions
Jynnoon	Faraniy	lei	Min	Тур	Max	Ginte	VCC	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode	Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
VOH	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.5			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} (Q_0, Q_7) \\ I_{OH} &= -3 \text{ mA} (I/O_n) \\ I_{OH} &= -1 \text{ mA} (Q_0, Q_7) \\ I_{OH} &= -3 \text{ mA} (I/O_n) \\ I_{OH} &= -1 \text{ mA} (Q_0, Q_7) \\ I_{OH} &= -3 \text{ mA} (I/O_n) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$ I_{OL} = 20 \text{ mA} (I/O_n, Q_0, Q_7) \\ I_{OL} = 20 \text{ mA} (Q_0, Q_7) \\ I_{OL} = 24 \text{ mA} (I/O_n) $
Ι _Η	Input HIGH Current	1			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V
IBVIT	Input HIGH Current Breakdown Test (I/	I			1.0	μA	Max	V _{IN} = 5.5V
հլ	Input LOW Current				-0.6 -1.2	mA mA		
los	Output Short-Circuit	it Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leaka	age Current			250	μA	Max	V _{OUT} = V _{CC}
	Bus Drainage Test				500	μA	0.0V	V _{OUT} = V _{CC}
ICCH	Power Supply Curre	ənt		68	95	mA	Max	V _O = HIGH
ICCL	Power Supply Curre	ent		68	95	mA	Max	V _O = LOW
Iccz	Power Supply Curre	ent		68	95	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			54F T _A , V _{CC} = MII C _L = 50 pF		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	
Symbol	Parameter									Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Input Frequency	70	100				70		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q_0 or Q_7	4.0 3.5	7.0 6.5	9.0 8.5			4.0 3.5	10.0 9.5		
t _{PLH} t _{PHL}	Propagation Delay CP to I/O _n	4.0 5.0	7.0 8.5	9.0 11.0			4.0 5.0	10.0 12.0	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	3.5 4.0	6.0 7.0	8.0 10.0			3.5 4.0	9.0 11.0		2-5
t _{PHZ} t _{PLZ}	Output Disable Time	2.5 2.0	4.5 4.0	6.0 5.5			2.5 2.0	7.0 6.5	ns	2-5

AC Operating Requirements: See Section 2 for Waveforms

		7	4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW S_0 or S_1 to CP	8.5 8.5				8.5 8.5			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW S_0 or S_1 to CP	0 0				0 0		ns	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW 1/O _n , DS ₀ , DS ₇ to CP	5.0 5.0				5.0 5.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW I/O _n , DS ₀ , DS ₇ to CP	2.0 2.0				2.0 2.0		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW	10.0 10.0				10.0 10.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0				0		ns	2-6
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	7.0 7.0				7.0 7.0		ns	2-4

National Semiconductor


54F/74F350 4-Bit Shifter with TRI-STATE® Outputs

General Description

The 'F350 is a specialized multiplexer that accepts a 4-bit word and shifts it 0, 1, 2 or 3 places, as determined by two Select (S₀, S₁) inputs. For expansion to longer words, three linking inputs are provided for lower-order bits; thus two packages can shift an 8-bit word, four packages a 16-bit word, etc. Shifting by more than three places is accomplished by paralleling the TRI-STATE outputs of different packages and using the Output Enable (\overline{OE}) inputs as a third Select level. With appropriate interconnections, the 'F350 can perform zero-backfill, sign-extend or end-around (barrel) shift functions.

Ordering Code: See Section 5

Logic Symbols



Features

- Linking inputs for word expansion
- TRI-STATE outputs for extending shift range

Connection Diagrams Pin Assignment Pin Assignment for DIP. SOIC and Flatpak for LCC and PCC Ь Ч NC Ь L1 87654 16 Vm 2 15 00 L_2 13 9 2 31-2 3 14 01 21-3 OE 13 10 NC 🔟 1 NC 12 0, 20 V_{CC} S1 12 1 12 0. So 13 19 On 10 l3 So GND 8 14 15 16 17 18 03 02 NC DE 04 TL/F/9518-1 TL/F/9518-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
S ₀ , S ₁	Select Inputs	1.0/2.0	20 μA/ – 1.2 mA		
I3-l3	Data Inputs	1.0/2.0	20 µA/ ─ 1.2 mA		
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20 µA/−1.2 mA		
O ₀ -O ₃	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		

Functional Description

The 'F350 is operationally equivalent to a 4-input multiplexer with the inputs connected so that the select code causes successive one-bit shifts of the data word. This internal connection makes it possible to perform shifts of 0, 1, 2 or 3 places on words of any length.

A 4-bit data word is introduced at the I_n inputs and is shifted according to the code applied to the select inputs S₀, S₁. Outputs O₀-O₃ are TRI-STATE, controlled by an active LOW output enable (\overline{OE}). When \overline{OE} is LOW, data outputs will follow selected data inputs; when HIGH, the data outputs puts will be forced to the high impedance state. This feature allows shifters to be cascaded on the same output lines or to a common bus. The shift function can be logical, with zeros pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

Logic Equations

$$\begin{array}{l} O_0 = \overline{S}_0 \overline{S}_1 I_0 + S_0 \overline{S}_1 I_{-1} + \overline{S}_0 S_1 I_{-2} + S_0 S_1 I_{-3} \\ O_1 = \overline{S}_0 \overline{S}_1 I_1 + S_0 \overline{S}_1 I_0 + \overline{S}_0 S_1 I_{-1} + S_0 S_1 I_{-2} \\ O_2 = \overline{S}_0 \overline{S}_1 I_2 + S_0 \overline{S}_1 I_1 + \overline{S}_0 S_1 I_0 + S_0 S_1 I_{-1} \\ O_3 = \overline{S}_0 \overline{S}_1 I_3 + S_0 \overline{S}_1 I_2 + \overline{S}_0 S_1 I_1 + S_0 S_1 I_0 \end{array}$$

Truth Table

	Inputs			Out	outs	
ŌE	S ₁	S ₀	O 0	01	02	O 3
н	х	х	z	z	z	z
L	L	L	lo	l ₁	l2	lg
L	L	н	I_1	lo	l ₁	l2
L	н	L	I_2	I_1	lo	l ₁
L	н	н	I_3	I_2	I_1	lo


H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

Logic Diagram




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Applications (Continued) Function Table

S ₂	S ₁	S ₀	Shift Function					
L	L	L	No Shift					
L	L	н	Shift End Around 1					
L	н	L	Shift End Around 2					
L	н	н	Shift End Around 3					
н	L	L	Shift End Around 4					
н	L	н	Shift End Around 5					
н	н	L	Shift End Around 6					
_ н	н	н	Shift End Around 7					





TL/F/9518-7

Function Table

S ₁	S ₀	Scale
L	L÷8	1/8
L	H÷4	1/4
н	L÷2	1/2
н	H No Change	1

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Cynibol			Min	Тур	Max	Olino	•00	Conditions	
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signa	
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode	/oltage			-1.2	v	Min	$l_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 10% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 24 \text{ mA}$	
IIH	Input HIGH Current	,			20	μΑ	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
h _L	Input LOW Current				-1.2	mA	Max	$V_{IN} = 0.5V$	
lozн	Output Leakage Cu	rrent			50	μΑ	Max	$V_{OUT} = 2.7V$	
lozl	Output Leakage Cu	rrent			- 50	μΑ	Max	$V_{OUT} = 0.5V$	
los	Output Short-Circuit	t Current	-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leaka	ge Current			250	μΑ	Max	$V_{OUT} = V_{CC}$	
Izz	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$	
ССН	Power Supply Curre	int		34	42	mA	Max	V _O = HIGH	
ICCL	Power Supply Curre	ent		40	57	mA	Max	V _O = LOW	
Iccz	Power Supply Curre	ent		40	57	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		54	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
^t PLH ^t PHL	Propagation Delay I _n to O _n	3.0 2.5	4.5 4.0	6.0 5.5			3.0 2.5	7.0 6.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay S _n to O _n	4.0 3.0	7.8 6.5	10.0 8.5			4.0 3.0	13.5 9.5	ns	2–3
tPZH tPZL	Output Enable Time	2.5 4.0	5.0 7.0	7.0 9.0			2.5 4.0	8.0 10.0		2-5
^t PHZ ^t PLZ	Output Disable Time	2.0 2.0	3.9 4.0	5.5 5.5			2.0 2.0	6.5 7.5	ns	2-5

National Semiconductor

54F/74F352 Dual 4-Input Multiplexer

General Description


The 'F352 is a very high-speed dual 4-input multiplexer with common Select inputs and individual Enable inputs for each section. It can select two bits of data from four sources. The two buffered outputs present data in the inverted (complementary) form. The 'F352 is the functional equivalent of the 'F153 except with inverted outputs.


Features

- Inverted version of 'F153
- Separate enables for each multiplexer
- Input clamp diode limits high speed termination effects

Ordering Code: See Section 5

Logic Symbols






DIP, SOIC and Flatpak 16 Vcc S, 2 15 ٠Ēь So 14 ١, 13 1_{2a} 'I3b 12 l_{la} '¹2b 11 l., Чь ź, 10 ю GND 2 ž,

Pin Assignment for

Connection Diagrams



TL/F/9519-1

TL/F/9519-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
1 _{0a} -1 _{3a}	Side A Data Inputs	1.0/1.0	20 µA/−0.6 mA		
lob-lab	Side B Data Inputs	1.0/1.0	20 µA/ −0.6 mA		
S0-S1	Common Select Inputs	1.0/1.0	20 µA/ - 0.6 mA		
Ē	Side A Enable Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
	Side B Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
$\overline{Z}_{a}, \overline{Z}_{b}$	Multiplexer Outputs (Inverted)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F352 is a dual 4-input multiplexer. It selects two bits of data from up to four sources under the control of the common Select inputs (S₀, S₁). The two 4-input multiplexer circuits have individual active LOW Enables ($\overline{E}_a, \overline{E}_b$) which can be used to strobe the outputs independently. When the Enables ($\overline{E}_a, \overline{E}_b$) are HIGH, the corresponding outputs ($\overline{Z}_a, \overline{Z}_b$) are forced HIGH.

The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_a &= \overline{E}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet S_0 + \\ & I_{2a} \bullet S_1 \bullet S_0 + I_{3a} \bullet S_1 \bullet S_0) \\ \overline{Z}_b &= \overline{E}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + \\ & I_{2b} \bullet S_1 \bullet S_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

Truth Table

	ect uts		Output				
S ₀	S ₁	Ē	Io	կ	l ₂	l ₃	Z
X	х	н	x	х	х	х	н
L	L	L	L	х	х	x	н
L	L	L	н	х	x	х	L
н	L	L	x	L	x	х	н
н	L	L	x	н	x	х	L
L L	н	L	х	х	L	х	н
L	н	L	х	х	н	х	L
н	н	L	x	х	х	L	н
н	н	L	x	х	х	н	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

7

Logic Diagram



The 'F352 can be used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the Select inputs. A less obvious application is as a function generator. The 'F352 can generate two functions of three variables. This is useful for implementing highly irregular random logic.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	- 55°C to + 125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74F	:	Units	Vcc	Conditions
Symbol	Fara		Min	Тур	Max		•00	
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal
ViL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Чн	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
Іссн	Power Supply Current			9.3	14	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		13.3	20	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations 74F 54F 74F $T_A = +25^{\circ}C$ Fig $T_A, V_{CC} = Mil$ $T_A, V_{CC} = Com$ Units Symbol Parameter $V_{CC} = +5.0V$ $C_L = 50 \, pF$ $C_L = 50 \, pF$ No $C_L = 50 \, pF$ Min Min Max Тур Max Min Max 14.0 3.5 12.5 Propagation Delay 4.0 8.0 11.0 3.5 t_{PLH} 2-3 ns 9.5 **t**PHL S_n to \overline{Z}_n 3.5 6.5 8.5 3.0 11.0 3.0 **Propagation Delay** 3.0 4.5 2.5 7.0 6.0 2.5 8.0 **t**PLH ns 2-3 8.0 \overline{E}_n to \overline{Z}_n 3.0 5.0 7.0 2.5 9.0 2.5 **t**PHL Propagation Delay 2.0 5.2 7.0 2.0 9.0 2.0 8.0 tpLH 2-3 ns l_n to Zn 1.3 4.0 1.0 5.0 1.0 4.5 2.5 **t**PHL

54F/74F353 Dual 4-Input Multiplexer with TRI-STATE® Outputs

General Description

353


The 'F353 is a dual 4-input multiplexer with TRI-STATE outputs. It can select two bits of data from four sources using common Select inputs. The outputs may be individually switched to a high impedance state with a HIGH on the respective Output Enable (\overline{OE}) inputs, allowing the outputs to interface directly with bus-oriented systems.

Features


- Inverted version of 'F253
- Multifunction capability
- Separate enables for each multiplexer

Ordering Code: See Section 5


Logic Symbols



126



Connection Diagrams



TL/F/9520-2

TL/F/9520-5 Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
I _{0a} -I _{3a}	Side A Data Inputs	1.0/1.0	20 µA/−0.6 mA		
lob 3b	Side B Data Inputs	1.0/1.0	20 µA/-0.6 mA		
S ₀ , S ₁	Common Select Inputs	1.0/1.0	20 µA/-0.6 mA		
OE _a	Side A Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
OE	Side B Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
$\overline{Z}_{a}, \overline{Z}_{b}$	TRI-STATE Outputs (Inverted)	150/40 (33.3)	-3 mA/24 mA (20 mA)		

Functional Description

The 'F353 contains two identical 4-input multiplexers with TRI-STATE outputs. They select two bits from four sources selected by common Select inputs (S₀, S₁). The 4-input multiplexers have individual Output Enable (\overline{OE}_a , \overline{OE}_b) inputs which, when HIGH, force the outputs to a high impedance (High Z) state. The logic equations for the outputs are shown below:

$$\begin{split} \overline{Z}_a &= \overline{OE}_a \bullet (I_{0a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1a} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{2a} \bullet S_1 \bullet \overline{S}_0 + I_{3a} \bullet S_1 \bullet S_0) \\ \overline{Z}_b &= \overline{OE}_b \bullet (I_{0b} \bullet \overline{S}_1 \bullet \overline{S}_0 + I_{1b} \bullet \overline{S}_1 \bullet S_0 + I_{2b} \bullet S_1 \bullet \overline{S}_0 + I_{3b} \bullet S_1 \bullet S_0) \end{split}$$

Truth Table

Select Output Data Inputs Output Enable Inputs Ī S₁ ŌE S₀ 10 1 12 13 х х х х х х н z х L L L х х L н L L н х х х L L L х х х н L L н н L х н х х L L н х х L х н L L L н х х н х L L Н н х х х L L н Н н х х х н L L


Address inputs S₀ and S₁ are common to both sections.

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If the outputs of TRI-STATE devices are tied together, all

but one device must be in the high impedance state to avoid

high currents that would exceed the maximum ratings. De-

signers should ensure that Output Enable signals to TRI-

STATE devices whose outputs are tied together are de-

signed so that there is no overlap.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Para	Parameter 54F/74F Units		Unite	Vcc	Conditions			
Cymbol	, raia	ineter	Min	Тур	Max		•cc	Conditions	
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Volta	Input LOW Voltage			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH 54F 10% V _{CC} Voltage 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}		2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	
Чн	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ —	Input LOW Curre	ent			-0.6	mA	Max	V _{IN} = 0.5V	
lozh	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$	
lozl	Output Leakage	Current			-50	μA	Max	$V_{OUT} = 0.5V$	
los	Output Short-Cit	cuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$	
Izz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$	
ICCH	Power Supply Current			9.3	14	mA	Max	V _O ≕ HIGH	
ICCL	Power Supply C	urrent		13.3	20	mA	Max	V _O = LOW	
Iccz	Power Supply C	urrent		15.0	23	mA	Max	V _O = HIGH Z	

			74F		5	4F	7.	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		$T_{A}, V_{CC} = MII$ $C_{L} = 50 \text{ pF}$		$T_{A}, V_{CC} = Com$ $C_{L} = 50 pF$		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max]	
t _{PLH} t _{PHL}	Propagation Delay S_n to \overline{Z}_n	4.0 3.5	8.0 6.5	11.0 8.5	3.5 3.0	14.0 11.0	3.5 3.0	12.5 9.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay I_n to \overline{Z}_n	3.0 1.3	5.2 2.5	7.0 4.0	3.0 1.0	9.0 5.0	3.0 1.0	8.0 4.5	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	2.5 3.0	5.5 6.0	8.0 8.0	2.0 2.5	10.5 10.5	2.0 2.5	9.0 9.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	2.0 2.0	3.7 4.4	5.0 6.0	2.0 2.0	7.0 8.0	2.0 2.0	6.0 7.0	115	2-5

National Semiconductor

54F/74F365 Hex Buffer/Driver with TRI-STATE® Outputs

General Description


The 'F365 is a hex buffer and line driver designed to be employed as a memory and address driver, clock driver and bus-oriented transmitter/receiver.


Features

- TRI-STATE buffer outputs
- Outputs sink 64 mA
- Bus-oriented


Ordering Code: See Section 5

Logic Symbol





Connection Diagrams



TL/F/9522-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
OE ₁ , OE ₂	Output Enable Input (Active LOW)	1.0/0.033	20 μΑ/20 μΑ
l _n	Inputs	1.0/0.033	20 μA/20 μA
On	Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)

Function Table

	Inputs		Output]
OE1	ŌE ₂	I	0	L = LOW Voltage Leve
L	L	L	L	H = HIGH Voltage Leve
L L	L	н	н	X = Immaterial
x	н	x	z	Z = High Impedance
н	x	x	z	

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to Vcc
TRI-STATE Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)
	a have ad which the device way.

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

• • • • • • • • • • •	
Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74F		Units	Vcc	Conditions	
Symbol	raia	meter	Min	Тур	Max		+00	Conditiona	
VIH	Input HIGH Volta	2.0			v		Recognized as a HIGH Signa		
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	l _{IN} = −18 mA	
Voн	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -15 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	v	Min	$I_{OL} = 48 \text{ mA}$ $I_{OL} = 64 \text{ mA}$	
Iн	Input HIGH Current				20	μΑ	Max	$V_{IN} = 2.7V$	
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current				-20	μΑ	Max	$V_{IN} = 0.5V$	
lozн	Output Leakage	Current			50	μΑ	Max	V _{OUT} = 2.7V	
lozL	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$	
los	Output Short-Cir	rcuit Current	-100		-225	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$	
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$	
Іссн	Power Supply Current			25	35	mA	Max	V _O = HIGH	
ICCL	Power Supply C	urrent		44	62	mA	Max	V _O = LOW	
lccz	Power Supply C	urrent		35	48	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations 74F 54F 74F $T_A = +25^{\circ}C$ $\begin{array}{l} {\mathsf{T_A}}, {\mathsf{V_{CC}}} = {\mathsf{Mil}} \\ {\mathsf{C_L}} = {\mathsf{50}} \, {\mathsf{pF}} \end{array}$ $\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{C}\mathbf{C}} = \mathbf{Com}$ Fig $V_{CC} = +5.0V$ Symbol Parameter Units C_L = 50 pF No $C_L = 50 \, pF$ Min Тур Max Min Max Min Max t_{PLH} **Propagation Delay** 2.5 4.6 6.5 2.0 7.0 2.0 7.0 2-3 ns In to On 2.5 4.9 7.0 2.0 7.0 2.0 7.5 t_{PHL} tpzh Enable Time 2.5 5.1 9.5 2.0 8.5 2.5 10.0 2-5 ns t_{PZL} 2.5 5.7 9.0 2.0 8.5 2.5 9.5 tPHZ **Disable Time** 2.0 3.6 6.5 1.5 6.5 2.0 7.0 ns 2-5 2.0 4.4 6.5 1.5 9.0 2.0 7.0 t_{PLZ}

National Semiconductor


54F/74F366•54F/74F368 Hex Inverter Buffer with TRI-STATE® Outputs


Features

- TRI-STATE buffer outputs sink 64 mA
- High-speed
- Bus-oriented
- High impedance npn base inputs for reduced loading

Ordering Code: See Section 5

Connection Diagrams






'F366



'F368

Pin Assignment for DIP, SOIC and Flatpak





Pin Assignment for LCC and PCC

TL/F/9521-1

Pin Assignment for LCC and PCC

> 14 15 16 17 18 04 14 NC 03 13

19 OE,


7

ō₅ 12

Is 13

TL/F/9521-3

Logic Symbols



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
OE ₁ , OE ₂	Output Enable Input (Active LOW)	1.0/0.033	20 μA/-20 μA		
in .	Input	1.0/0.033	20 μΑ/ – 20 μΑ		
O _n , Ō _n	Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)		

Function Tables

'F366						
Inputs Output						
OE 1	OE ₂	Ō				
L	L	L	н			
L	L	н	L			
x	н	Х	Z			
н	х	X	z			

'F368

Inpu	its	Output
ŌĒ	1	ō
L	L	н
L	н	L
н	х	Z

$\begin{array}{l} \mathsf{L} = \mathsf{LOW} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{H} = \mathsf{HiGH} \; \mathsf{Voltage} \; \mathsf{Level} \\ \mathsf{X} = \mathsf{Immaterial} \\ \mathsf{Z} = \mathsf{High} \; \mathsf{Impedance} \end{array}$

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to $+7.0V$
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	-30 mA to +5.0 mA
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)
•• • • • • • • • • • • • • •	

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life Impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F		Units	Vcc	Conditions
Symbol	Farameter	Min	Тур	Max		*CC	Conditions
VIH	Input HIGH Voltage	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH 54F 10% V _{CC} Voltage 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.0 2.0 2.0			v	Min	$I_{OH} = -12 \text{ mA}$ $I_{OH} = -12 \text{ mA}$ $I_{OH} = -15 \text{ mA}$
V _{OL}	Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC}			0.55 0.55	v	Min	$I_{OL} = 48 \text{ mA}$ $I_{OL} = 64 \text{ mA}$
Iн	Input HIGH Current			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Current Breakdown Test			100	μΑ	Мах	V _{IN} = 7.0V
կլ	Input LOW Current			-20	μΑ	Max	$V_{IN} = 0.5V$
юдн	Output Leakage Current			50	μA	Max	$V_{OUT} = 2.7V$
IOZL	Output Leakage Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current	- 100		-225	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
IZZ	Bus Drainage Test			500	μΑ	0.0V	V _{OUT} = V _{CC}
ICCH	Power Supply Current		20	25	mA	Max	V _O = HIGH
ICCL	Power Supply Current		49	62	mA	Max	V _O = LOW
lccz	Power Supply Current	r	35	48	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

366•368

		74F		54F		74F				
Symbol	Parameter			5.0V $T_A, V_{CC} = MII$ $C_1 = 50 \text{ pF}$; = Com 50 pF	Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay	2.5 1.0	4.0 1.8	6.5 5.0			2.0 1.0	7.5 5.5	ns	2–3
t _{PZH} t _{PZL}	Enable Time ('F366)	2.5 2.5	4.2 4.2	9.5 9.0			2.5 2.5	10.0 9.5	ns	2–5
t _{PZH}	Enable Time ('F368)	2.5 3.0	4.2 5.6	7.5 8.5			2.0 3.0	8.5 9.0	ns	2-5
t _{PHZ} t _{PLZ}	Disable Time	2.0 2.0	3.3 4.1	6.5 6.5			2.0 2.0	7.0 7.0	ns	2-5

4-270

National Semiconductor


54F/74F373 Octal Transparent Latch with TRI-STATE® Outputs


General Description

The 'F373 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state.

Ordering Code: See Section 5

Logic Symbols






Features

- Eight latches in a single package
- TRI-STATE outputs for bus interfacing

Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
D0D7	Data Inputs	1.0/1.0	20 µA/−0.6 mA		
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 µA/−0.6 mA		
ÖE	Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
0 ₀ -0 ₇	TRI-STATE Latch Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		

Functional Description

The 'F373 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bistate mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram

Truth Table


	Inputs	Output	
LE	OE	Dn	On
н	L	н	н
н	L	L	L
L	L	X	O _n (no change)
×	н	X	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance State



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74	2	Units	Vcc	Conditions
Symbol	raia	meter	Min	Тур	Max	Cilita	VCC	Conditions
VIH	Input HIGH Volta	age	2.0		-	v		Recognized as a HIGH Signa
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
Voh	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
I ^{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
l <u>ı</u> L	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
lozh	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
lozL	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
IZZ	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$
Iccz	Power Supply Ci	urrent		38	55	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

373

1			74F		54F		74F				
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$V_{CC} = +5.0V$		5.0V TA, $V_{CC} = MII$ C ₁ = 50 pF			; = Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max			
t _{PLH} t _{PHL}	Propagation Delay D _n to O _n	3.0 2.0	5.3 3.7	7.0 5.0	3.0 2.0	8.5 7.0	3.0 2.0	8.0 6.0	ns	2–3	
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	5.0 3.0	9.0 5.2	11.5 7.0	5.0 3.0	15.0 8.5	5.0 3.0	13.0 8.0	ns	2-3	
t _{PZH} t _{PZL}	Output Enable Time	2.0 2.0	5.0 5.6	11.0 7.5	2.0 2.0	13.5 10.0	2.0 2.0	12.0 8.5	ns	2–5	
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.5	4.5 3.8	6.5 5.0	1.5 1.5	10.0 7.0	1.5 1.5	7.5 6.0	ns	2-5	

AC Operating Requirements: See Section 2 for Waveforms

		74	74F		F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H)	Setup Time, HIGH or LOW	2.0		2.0		2.0			
t _s (L)	D _n to LE	2.0		2.0		2.0		ns	2-6
t _h (H)	Hold Time, HIGH or LOW	3.0		3.0		3.0		""	2-0
t _h (L)	D _n to LE	3.0		4.0		3.0			
t _w (H)	LE Pulse Width, HIGH	6.0		6.0		6.0		ns	2-4

4-274

National Semiconductor


54F/74F374 Octal D-Type Flip-Flop with TRI-STATE® Outputs

General Description

The 'F374 is a high-speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops.

Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications



Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin			54F/74F
Names	Description	U.L. HIGH/LOW	input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D0-D7	Data Inputs	1.0/1.0	20 µA/−0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ −0.6 mA
ŌĒ	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA
00-07	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

4-275

Functional Description

The 'F374 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flipflops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affected the state of the flip-flops.

Truth Table

	Inputs		Internal	Output
Dn	СР	ŌE	Register	On
н	<u> </u>	L	н	н
L		L	L	L
x	X	н	x	Z


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

LOW-to-HIGH Clock Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	meter		54F/74I	=	Units	Vcc	Conditions
Symbol	Fala	merei	Min	Тур	Max	Olins	*CC	Conditions
VIH	input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 24 \text{ mA}$
hн	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Curr Breakdown Test				100	μA	Max	V _{IN} = 7.0V
l _{IL}	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OZH}	Output Leakage	Current			50	μA	Max	V _{OUT} = 2.7V
lozl	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Cir	cuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
Izz	Bus Drainage Te	est			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
lccz	Power Supply C	urrent		55	86	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	54F		4F		
Symbol	Parameter	vo	A = +25° C = +5. C = 50 p	ov	T _A , V _{CC} = MII C _L = 50 pF				Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	140		60		70		MHz	2–1
telh tehl	Propagation Delay CP to O _n	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 11.0	4.0 4.0	10.0 10.0	ns	2-3
t _{PZH}	Output Enable Time	2.0 2.0	9.0 5.8	11.5 7.5	2.0 2.0	14.0 10.0	2.0 2.0	12.5 8.5		2-5
t _{PHZ} t _{PLZ}	Output Disable Time	2.0 1.5	5.3 4.3	7.0 5.5	2.0 1.5	8.0 7.5	2.0 1.5	8.0 6.5	ns	2-5

AC Operating Requirements: See Section 2 for Waveforms

		74	1F	54	54F		4F		
Symbol	Parameter		$ \begin{array}{c} \textbf{T}_{\textbf{A}} = +25^{\circ}\textbf{C} \\ \textbf{V}_{\textbf{CC}} = +5.0\textbf{V} \end{array} \qquad \textbf{T}_{\textbf{A}}, \textbf{V}_{\textbf{CC}} = \textbf{Mil} \end{array} $				Units	Fig No	
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	2.0 2.0		2.5 2.0		2.0 2.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.0 2.0		2.0 2.5		2.0 2.0			2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	7.0 6.0		7.0 6.0		7.0 7.0		ns	2-4

377

National Semiconductor

54F/74F377 Octal D Flip-Flop with Clock Enable

General Description


The 'F377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) input loads all flip-flops simultaneously, when the Clock Enable (\overline{CE}) is LOW.

The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output. The \overline{CE} input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.


Features

- Ideal for addressable register applications
- Clock enable for address and data synchronization applications
- Eight edge-triggered D flip-flops
- Buffered common clock
- See 'F273 for master reset version
- See 'F373 for transparent latch version
- See 'F374 for TRI-STATE® version

Logic Symbols



Connection Diagrams



-TL/F/9525-2

۷_{cc}

Q-7

۰D

De

Qa

•Q5

De

-D₄

QA

CP

377


Mode Select-Function Table

Operating Mode		Inputs	Output		
operating mode	СР	CE	Dn	Qn	
Load "1"	~	I	h	н	
Load "0"	<u> </u>	I	i	L	
Hold	~	h	x	No Change	
(Do Nothing)	X	н	X	No Change	

H = HIGH Voltage Level

- I = LOW Voltage Level one setup time prior to the LOW-to-HIGH Clock Transition
- X = Immaterial
- = LOW-to-HIGH Clock Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

54F/74F378 Parallel D Register with Enable

General Description

The 'F378 is a 6-bit register with a buffered common Enable. This device is similar to the 'F174, but with common Enable rather than common Master Reset.


Features


- 6-bit high-speed parallel register
- Positive edge-triggered D-type inputs
- Fully buffered common clock and enable inputs
- Input clamp dicdes limit high-speed termination effects
- Full TTL and CMOS compatible

Connection Diagrams

Ordering Code: See Section 5

Logic Symbols 1 1 1 Dn D1 D2 D3 D4 Ds CP QO Q1 Q2 Q3 Q4 Q5 TL/F/9526-1 IEEE/IEC ē G1 > 102 CP Do 2D Q₀ D₁ Q1 D2 Q_2 Q3 D3 D₄ Q_ Q5 Ds





14 (5 (6 (7) 18 D3 Q4 NC D4 D5

TL/F/9526-3

Unit Loading/Fan Out: See Section 2 for U.L. definitions

TL/F/9526-4

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
D ₀ D ₅	Data Inputs	1.0/1.0	20 μA/ – 0.6 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/ – 0.6 mA		
Q0-Q5	Outputs	50/33.3	-1 mA/20 mA		

Functional Description

The 'F378 consists of six edge-triggered D-type flip-flops with individual D inputs and Q inputs. The Clock (CP) and Enable (\overline{E}) inputs are common to all flip-flops.

When the \overline{E} input is LOW, new data is entered into the register on the LOW-to-HIGH transition of the CP input. When the \overline{E} input is HIGH the register will retain the present data independent of the CP input.

Truth Table


	Inputs		Output
Ē	СР	Dn	Qn
н	~	x	No Change
L L		н	н
L L		L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

IOW-to-HIGH Clock Transition



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Military

Symbol	Dar	ameter		54F/74	F	Units	Vcc	Conditions
Symbol	raia		Min	Тур	Max	Unita	*00	Conditiona
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} =18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Curr	rent			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	mA	Max	$V_{OUT} = V_{CC}$
ICCL	Power Supply C	urrent		30	45	mA	Max	V _O = LOW

-55°C to +125°C

378

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			54F		74F			
Symbol	nbol Parameter		mbol Parameter $ \begin{array}{c} T_A = +25^\circ C \\ V_{CC} = +5.0V \\ C_L = 50 \ \text{pF} \end{array} $		T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Input Frequency	80	100		70		80		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n	3.0 3.5	5.5 6.0	7.5 8.5	3.0 3.5	10.0 10.5	3.0 3.5	8.5 9.5	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

	ymbol Parameter		4F	54	F	74F			
Symbol			$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _a , V _{CC} = Mii		$T_{A}, V_{CC} = Com$		Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D_n to CP	4.0 4.0		5.0 5.0		4.0 4.0		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	0 0		2.0 2.0		0			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW E to CP	4.0 10.0		4.5 13.0		4.0 10.0		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Ē to CP	0		0		0			2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 6.0		5.0 7.5		4.0 6.0		ns	2-4

National Semiconductor

54F/74F379 Quad Parallel Register with Enable

General Description

The 'F379 is a 4-bit register with buffered common Enable. This device is similar to the 'F175 but features the common Enable rather than common Master Reset.


Features


- Edge triggered D-type inputs
- Buffered positive edge-triggered clock
- Buffered common enable input
- True and complement outputs

Connection Diagrams

Ordering Code: See Section 5

Logic Symbols





Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F					
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}				
Ē	Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA				
D0-D3	Data inputs	1.0/1.0	20 µA/-0.6 mA				
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA				
Q0-Q3	Flip-Flop Outputs	50/33.3	-1 mA/20 mA				
$\overline{Q}_0 - \overline{Q}_3$	Complement Outputs	50/33.3	-1 mA/20 mA				

Functional Description

The 'F379 consists of four edge-triggered D-Type flip-flops with individual D inputs and Q and Q outputs. The Clock (CP) and Enable (E) inputs are common to all flip-flops. When the \overline{E} is input HIGH, the register will retain the present data independent of the CP input. The D_n and \overline{E} inputs can change when the clock is in either state, provided that the recommended setup and hold times are observed.

Truth Table

	Inputs	Outputs			
Ē	CP	Dn	Qn	<u>Q</u> n	
н	~	х	NC	NC	
L	~	н	н	L	
L	~	L	L	н	


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

/ = LOW-to-HIGH Transition

NC = No Change



Logic Diagram

TL/F/9527-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Fr

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Bar	ameter		54F/74	2	Units	Vcc	Conditions
Symbol	raid		Min	Тур	Max	Child	•00	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
lін	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
l _{BVI}	Input HIGH Curr Breakdown Tesi				100	μΑ	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
ICCL	Power Supply C	urrent		28	40	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			54F		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	
Symbol	ol Parameter $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$				c = MII 50 pF	Fig No				
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	140		75		100	_	MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q _n , Q _n	4.0 5.0	5.0 6.5	6.5 8.5	3.0 4.0	8.5 10.0	4.0 5.0	7.5 9.5	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	١F	54	F	7	4F	-	
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D_n to CP	3.0 3.0		4.0 4.0			3.0 3.0	ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	1.0 1.0		2.0 2.0			1.0 1.0	13	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW E to CP	6.0 6.0		8.0 8.0	-		6.0 6.0	ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW E to CP	0 0		0			0 0		2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 5.0		5.0 7.0			4.0 5.0	ns	2-4

National Semiconductor

54F/74F381 **4-Bit Arithmetic Logic Unit**

General Description


The 'F381 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional select input codes force the function outputs LOW or HIGH. Carry propagate and generate outputs are provided for use with the 'F182 carry lookahead generator for high-speed expansion to longer word lengths. For ripple expansion, refer to the 'F382 ALU data sheet.


Features

- Low input loading minimizes drive requirements
- Performs six arithmetic and logic functions
- Selectable LOW (clear) and HIGH (preset) functions
- Carry generate and propagate outputs for use with carry lookahead generator


Ordering Code: See Section 5

Logic Symbols





Connection Diagrams Pin Assignment for



8

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
A0-A3	A Operand Inputs	1.0/3.0	20 µA/-1.8 mA			
B0-B3	B Operand Inputs	1.0/3.0	20 µA/-1.8 mA			
S0-S2	Function Select Inputs	1.0/1.0	20 µA/-0.6 mA			
Cn	Carry Input	1.0/4.0	20 µA/-2.4 mA			
Cn G	Carry Generate Output (Active LOW)	50/33.3	-1 mA/20 mA			
P	Carry Propagate Output (Active LOW)	50/33.3	-1 mA/20 mA			
F ₀ -F ₃	Function Outputs	50/33.3	-1 mA/20 mA			

Functional Description

H = HIGH Voltage Level L = LOW Voltage Level

381

Signals applied to the Select inputs S_0-S_2 determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active HIGH or active LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active

Function Select Table

	Select		Operation		
S ₀	S ₁	S ₂	operation		
L	L	L	Clear		
н	L	L	B Minus A		
L	н	L	A Minus B		
н	н	L	A Plus B		
L	L	н	A⊕B		
н	L	н	A + B		
L	н	н	AB		
н	н	н	Preset		

HIGH operands, LOW for active LOW operands) into the \mbox{C}_n input of the least significant package.

The Carry Generate (\overline{G}) and Carry Propagate (\overline{P}) outputs supply input signals to the 'F182 carry lookahead generator for expansion to longer word length, as shown in *Figure 1*. Note that an 'F382 ALU is used for the most significant package. Typical delays for *Figure 1* are given in *Figure 2*.

FIGURE 2. 16-Bit Delay Tabulation

Path Segment	Toward F	Output C _n + 4, OVR
A _i or B _i to P	7.2 ns	7.2 ns
P _i to C _n + j ('F182)	6.2 ns	6.2 ns
C _n to F	8.1 ns	-
C _n or C _n + 4, OVR	—	8.0 ns
Total Delay	21.5 ns	21.4 ns





FIGURE 1. 16-Bit Lookahead Carry ALU Expansion

TL/F/9528-4



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

			Inp	outs								
Function	S ₀	S ₁	S ₂	Cn	An	Bn	Fo	F ₁	F ₂	F3	Ĝ	
CLEAR	L	L	L	x	х	х	L	L	L	L	L	
				L	L	L	н	н	н	н	н	
				L	L	н	L	н	н	н	L	
				L	н	L	L	L	L	L	н	
0.14				L	н	н	н	н	н	н	н	
B Minus A	н	L	L	н	L	L	L	L	L	L	н	
				н	L	н	н	н	н	н	Ι ι	
]			н	н	L	н	L	L	L	н	
				н	н	н	L	L	L	L	н	
				L	L	L	н	н	н	н	н	
				L	L	н	L	L	L	L	н	
				L	н	L	L	н	н	н	L	
A Minus B	L	н	L	L	н	н	н	н	н	н	н	
				н	L	L	L	L	L	L	н	
				н	L	н	н	L	L	L	н	
				н	н	L	н	н	н	н	L	
				н	н	н	L	L	L	L	н	
				L	L	L	L	L	L	L	н	_
				Ĩ	Ē	Ĥ	н Н	Ĥ	Ĥ	Ĥ	H H	
				Ē	Ĥ	Ľ	н Н	н	н	н	Н н	
A Plus B	Η	н	L	Ē	н	Ĥ	L	H	H	H	L	
			-	Î Ĥ	Ľ	L	Н н	Ľ	L	Ľ	Ĥ	
				Н н	Ē	Ĥ	L	Ē	Ľ	Ē	н	
				H H	Ĥ	Ľ	Ē	Ĺ	L	L	н	
				H H	H	Ĥ	H H	Ĥ	Ĥ	Ĥ	L	
				x	L	L	L	L	L	L	н	_
				x	Ē	Ĥ	Η H	Ĥ	Ĥ	Ĥ	H H	
A⊕B	L	L	н	x	Ĥ	L	H H	н	н	н	H	
		-		X	н	н	L	L	L	L	L	
				x	L	L	L	L	L	L	н	_
				x	Ē	Ĥ	I Ĥ	Ĥ	Ĥ	Ĥ	H H	
A + B	н	L	н	x	Ĥ	Ľ	I H	H	н	Ĥ	H H	
	1	-		x	Ĥ	н	H H	H	H	Ĥ	H	
				x	L	L	L	L	L	L	L	_
				x	Ľ	Ĥ	L 1	L	L	L	н Н	
AB	L	н	н	x	Ĥ	Ľ	L	Ĺ	L	Ĺ	l ï	
	-			x	н	Ĥ	Н н	Ĥ	Ĥ	Ĥ	н Н	
				x	L		н	н	н	н	н	
				x	L	н	H	H	н	н	н	
PRESET	н	н	н	Î	н	Ľ		н	н	н	I H	
FRESEI			п	· ·	п	-		п	н	п	H	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

IOL (IIIA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these

DC

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

		aracteristics	, 	54F/74	-			
Symbol	Para	Min Typ Max			Units	Vcc	Conditions	
VIH	Input HIGH Volt	2.0			v		Recognized as a HIGH Sign	
/⊫	Input LOW Volta			0.8	v		Recognized as a LOW Signa	
CD	Input Clamp Dic	de Voltage			- 1.2	V	Min	$I_{\rm IN} = -18 \rm mA$
/ _{ОН}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
/ol	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 20 mA
н	Input HIGH Curr	rent			20	μΑ	Max	V _{IN} = 2.7V
3VI	input HIGH Current Breakdown Test			_	100	μΑ	Max	V _{IN} = 7.0V
L	Input LOW Curr	ent			0.6 2.4	mA mA	Max Max	$V_{IN} = 0.5V (S_n)$ $V_{IN} = 0.5V (A_n, B_n, C_n)$
os -	Output Short-Ci	rcuit Current	60		- 150	mA	Max	V _{OUT} = 0V
CEX.	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} ≈ V _{CC}
сс	Power Supply C	urrent		59	89	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations 74F 54F 74F T_A = +25℃ $T_A, V_{CC} = MII$ $T_A, V_{CC} = Com$ Flg Symbol Parameter $V_{CC} = +5.0V$ Units $C_1 = 50 \, \text{pF}$ $C_1 = 50 \, \text{pF}$ No $C_L = 50 \, pF$ Max Min Тур Max Min Min Max Propagation Delay 2.5 8.1 2.5 13.0 **t**PLH 12.0 ns 2-3 C_n to F_i 2.5 5.7 8.0 2.5 9.0 **t**PHL **Propagation Delay** 4.0 10.4 15.0 4.0 16.0 t_{PLH} 2-3 ns Any A or B to Any F t_{PHL} 3.5 8.2 11.0 3.5 12.0 Propagation Delay 4.5 8.3 20.5 4.5 21.5 **t**PLH ns 2-3 **t**PHL S_i to F_i 4.0 8.2 15.0 4.0 16.0 **Propagation Delay** 3.5 6.4 10.0 3.5 11.0 t_{PLH} 2-3 ns **t**PHL A_i or B_i to G 3.5 6.8 10.0 3.0 11.0 2.5 7.2 10.5 Propagation Delay 2.5 11.5 ^tPLH 2-3 ns **t**PHL Ai or Bi to P 3.5 6.5 9.5 3.5 10.5 **Propagation Delay** 4.0 7.8 4.0 12.0 13.0 t_{PLH} ns 2-3 Si to G or P 4.5 10.2 13.5 4.5 14.5 t_{PHL}

National Semiconductor


54F/74F382 4-Bit Arithmetic Logic Unit


General Description

The 'F382 performs three arithmetic and three logic operations on two 4-bit words, A and B. Two additional Select input codes force the Function outputs LOW or HIGH. An Overflow output is provided for convenience in twos complement arithmetic. A Carry output is provided for ripple expansion. For high-speed expansion using a Carry Lookahead Generator, refer to the 'F381 data sheet.

Ordering Code: See Section 5

Logic Symbols






Features

- Performs six arithmetic and logic functions
- Selectable LOW (clear) and HIGH (preset) functions
- LOW input loading minimizes drive requirements
- Carry output for ripple expansion
- Overflow output for twos complement arithmetic

Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A0-A3	A Operand Inputs	1.0/3.0	20 µA/ – 1.8 mA
B0B3	B Operand Inputs	1.0/3.0	20 µA/ – 1.8 mA
S0-S2	Function Select Inputs	1.0/1.0	20 µA/−0.6 mA
Cn	Carry Input	1.0/4.0	20 µA/ - 2.4 mA
C_{n+4}	Carry Output	50/33.3	-1 mA/20 mA
OVR	Overflow Output	50/33.3	-1 mA/20 mA
F ₀ -F ₃	Function Outputs	50/33.3	-1 mA/20 mA

Functional Description


Signals applied to the Select inputs S_0-S_2 determine the mode of operation, as indicated in the Function Select Table. An extensive listing of input and output levels is shown in the Truth Table. The circuit performs the arithmetic functions for either active HIGH or active LOW operands, with output levels in the same convention. In the Subtract operating modes, it is necessary to force a carry (HIGH for active HIGH operands, LOW for active LOW operands) into the C_n input of the least significant package. Ripple expansion is illustrated in *Figure 1*. The overflow output OVR is the Exclusive-OR of $C_n + 3$ and $C_n + 4$; a HIGH signal on OVR indicates overflow in twos complement operation. Typical delays for *Figure 1* are given in *Figure 2*.


Function Select Table

	Select		Operation		
S ₀	S ₁	S ₂	operation		
L	L	L	Clear		
н	L	L	B Minus A		
L	н	L	A Minus B		
н	н	L	A Plus B		
L	L	н	A⊕B		
н	L	н	A + B		
L	н	н	AB		
н	н	н	Preset		

H = HIGH Voltage Level

L = LOW Voltage Level






Path Segment	Toward F	Output C _{n + 4} , OVR		
A _i or B _i to $C_{n + 4}$	6.5 ns	6.5 ns		
C_n to C_{n+4}	6.3 ns	6.3 ns		
C_n to C_{n+4}	6.3 ns	6.3 ns		
C _n to F	8.1 ns	_		
C _n to C _{n + 4} , OVR	_	8.0 ns		
Total Delay	27.2 ns	27.1 ns		

FIGURE 2. 16-Bit Delay Tabulation

			Ing	outs						Outputs		
Function	S ₀	S ₁	S ₂	Cn	An	Bn	Fo	F ₁	F ₂	F3	OVR	C _{n + 4}
CLEAR	L	L	L	L H	x x	x x	L	L L	L L	L L	н н	н Н
B MINUS A	н	L	L	L		L	н	н	н	н	L	L
				L	L	н	L	н	н	н	L	н
					н	L		L	L	L	L	L
				L H	H L	H L	H L	H L	H L	H L	L	L H
				н н	L	Ĥ	н Н	н	н	н	L	н
				н	н	L	н	L	L	L	L	L
				н	Н	Н	L	L	L	L	L	н
A MINUS B	L	н	L	L	Ł	L	н	н	н	н	L	L
					L	н		L	L	L	L	L
				L L	н Н	L H	L H	н н	н Н	н Н	L L	H L
				н Н	Ľ	Ľ		Ľ	Ľ	Ľ	L	н
				н	L	н	н	L	L	L	L	L
				н	н	L	н	н	н	н	L	н
				н	H	H	L	L	L	L	L	н
A PLUS B	н	н	L	L L	L	L H	L	L H	L H	L H	L	L
					н	L		Н	н	Н	L	L
				Ē	H	Ĥ	Ľ	н	н	н	Ē	н
				н	L	L	н	L	L	L	L	L
				н	L	н		L	L	L	L	н
				Н Н	н Н	L H	L H	L H	L H	L H	L	H H
A @ B	L	L	н	x			L	L	L	L	L	L
	-	-		x	Ē	Ĥ	н Н	Ĥ	Ĥ	Ĥ	L	Ē
				L	н	L	н	н	н	н	L	L
				X	н	н		L	L	L	н	н
A L D	н –			н	<u>н</u>		н	н	н	<u>н</u>	н	н
A + B		L	н	X X	L	L H	L H	L H	L H	L H	L	L
				x	Ĥ	Ľ	H H	н	Ĥ	н	L	Ĺ
				L	н	н	н	н	н	н	L	L
				н	н	н	н	н	н	н	н	н
AB	L	н	н	×	L	L	L	L	L	L	н	н
				X X	L H	H L	L	L	L	L	L H	L
				î	н	H	н	н	н	н	L	L
				Ĥ	H	Ĥ	H	H	Ĥ	H	н	Ĥ
PRESET	н	н	н	x	L	L	н	н	н	н	L	L
				x	L	н	н	н	н	н	L	L
				×	н	L	н	н	н	н	L	L
				L H	н Н	H H	H H	н Н	н н	н н	L H	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Recommended Operating Conditions

Free Air Ambient Temperature Military

these conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics over Operating Temperature Range unless otherwise specified

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
			Min	Тур	Max	QUIILS	*CC	Conditions	
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	l _{IN} = −18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V	
İBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
l _{iL}	Input LOW Current				-0.6 -1.8 -2.4	mA	Max		
lozh	Output Leakage Current				50	μΑ	Max	$V_{OUT} = 2.7V$	
lozl	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$	
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Lea			250	μΑ	Max	$V_{OUT} = V_{CC}$		
lcc	Power Supply Cu		54	81	mA	Max			

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			54F T _A , V _{CC} = Mii C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
Symbol	Parameter									
		Mín	Тур	Max	Min	Max	Min	Max]	
t _{PLH} t _{PHL}	Propagation Delay C _n to F _i	3.0 2.5	8.1 5.7	12.0 8.0			3.0 2.5	13.0 9.0	ns	2-4
tplH tpHL	Propagation Delay Any A or B to Any F	4.0 3.0	10.4 8.2	15.0 11.0			3.5 2.5	17.0 12.0	ns	2-4
t _{PLH} t _{PHL}	Propagation Delay S _i to F _i	6.5 4.0	11.0 8.2	20.5 15.0			5.5 4.0	21.5 17.5	ns	2-4
^t PLH tPHL	Propagation Delay A_i or B_i to $C_n + 4$	3.5 3.5	6.0 6.5	8.5 9.0			3.5 3.5	11.0 10.5	ns	2-4
t _{PLH} t _{PHL}	Propagation Delay S_i to OVR or C_{n+4}	7.0 5.0	12.5 9.0	16.5 12.0			7.0 5.0	17.5 14.5	ns	2-4
t _{PLH} t _{PHL}	Propagation Delay C_n to $C_n + 4$	2.5 3.5	5.6 6.3	8.0 9.0			2.0 2.0	9.0 10.0	ns	2-4
tplh tphl	Propagation Delay C _n to OVR	3.5 2.5	8.0 7.1	11.0 10.0			3.5 2.5	13.0 11.0	ns	2-4
t _{PLH} t _{PHL}	Propagation Delay A _i or B _i to OVR	7.0 3.0	11.5 8.0	15.5 10.5			7.0 3.0	16.5 11.5	ns	2-4

4-300

National Semiconductor


54F/74F385 Quad Serial Adder/Subtractor

General Description

The 'F385 contains four serial adder/subtractors with common clock and clear inputs, but independent operand and mode select inputs. Each adder/subtractor contains a sum flip-flop and a carry-save flip-flop for synchronous operations. Each circuit performs either A plus B or A minus B in twos complement notation, but can also be used for magnitude-only or ones complement operation. The 'F385 is designed for use with the 'F384 and 'F784 serial multipliers in implementing digital filters or butterfly networks in fast Fourier transforms.

Ordering Code: See Section 5

Logic Symbols



Connection Diagrams

Four independent adder/subtractors


Ones complement or magnitude-only capability

Twos complement arithmetic

Synchronous operation

Common clear and clock

Features



Unit Loading/Fan Out: See Section 2 for U.L. definitions 54F/74F Pin Names Description Input IIH/IIL U.L. **HIGH/LOW** Output IOH/IOL A1-A4 A Operand Inputs 1.0/1.0 20 µA/-0.6 mA B1-B4 B Operand Inputs 1.0/1.0 20 µA/-0.6 mA S1-S4 Function Select Inputs 1.0/1.0 20 µA/-0.6 mA CP Clock Pulse Input (Active Rising Edge) 1.0/1.0 $20 \,\mu A / - 0.6 \,mA$ MR Asynchronous Master Reset Input (Active LOW) 1.0/1.0 20 µA/-0.6 mA Sum or Difference Outputs F1-F4 50/33.3 -1 mA/20 mA

Functional Description

Each adder contains two edge-triggered flip-flops to store the sum and carry, as shown in the Logic Diagram. Flip-flop state changes occur on the rising edge of the Clock Pulse (CP) input signal. The Select (S) input should be LOW for the Add (A plus B) mode and HIGH for the Subtract (A minus B) mode. A LOW signal on the asynchronous Master Reset (MR) input clears the sum flip-flop and resets the carry flip-flop to zero in the Add mode or presets it to one in the Subtract mode.

In the Subtract mode, the B operand is internally complemented. Presetting the carry flip-flop to one completes the twos complement transformation by adding one to "A plus B" during the first (LSB) operation after MR is released. For ones complement subtraction, the carry flip-flop can be set to zero by making S LOW during the reset, then making S HIGH after the reset but before the next clock.

Truth Table


	Inpu	ts*			ernal arry	Output*	Function
MR	S	A	В	С	C ₁	F	
L	L H	x x	x x	LΤ	L H	L	Clear
			L L H H L L H H	L H L H L H L H	L L H L H H H H	L H H L H L L H	Add
			L	L H L H L H L H	L H L H H L H	H L L H L H H L	Subtract

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

Inmaterial
 Inputs before CP transition, output after C

C1 = Carry flip-flop state before (C) and after (C1) clock transition



385

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	~65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated io. (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	V	Conditions
Symbol	Fala	meter	Min	Тур	Max		Vcc	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
V _{IL}	Input LOW Volte	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	l _{OH} = −1 mA l _{OH} ≕ −1 mA l _{OH} = −1 mA
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Curr	rent			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curr	ent			-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	V _{OUT} = V _{CC}
ICCH	Power Supply Current			68	92*	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		68	92*	mA	Max	V _O = LOW

*95 mA for 54F

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F			54F		4F	Units	
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		$T_{A}, V_{CC} = MII$ $C_{L} = 50 pF$		$\begin{array}{l} {T}_{A}, {V}_{CC} = Com \\ {C}_{L} = 50 \ pF \end{array}$		Fig No		
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	70	100		65		70		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to F _n	3.5 4.0	6.0 7.0	8.0 9.0	3.0 3.5	10.0 11.0	3.5 4.0	9.0 10.0	ns	2–3
t _{PHL}	Propagation Delay MR to F _n	5.5	9.0	12.0	5.0	14.0	5.5	13.0	ns	2–3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F		
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A _n to CP	15.0 15.0		17.5 17.5		15.0 15.0		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to CP	0 0		0		0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW B_n or S_n to CP	15.0 15.0		17.5 17.5		15.0 15.0		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW B_n or S_n to CP	0 0		0		0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	6.0 6.0		7.0 7.0		6.0 6.0		ns	2-4
t _w (L)	MR Width, LOW	6.0		6.5		6.0		ns	2-4
t _{rec}	Recovery Time, MR to CP	8.5		10.0		9.5		ns	2–6

ADVANCED INFORMATION

National Semiconductor

54F/74F395 4-Bit Cascadable Shift Register with TRI-STATE® Outputs

General Description

395

The 'F395 is a 4-bit Shift Register with serial and parallel synchronous operating modes and four 3-state buffer outputs. The shifting and loading operations are controlled by the state of the Parallel Enable (PE) input. When PE is HIGH, data is loaded from the Parallel Data inputs (D₀-D₃) into the register synchronous with the HIGH-to-LOW transition of the Clock input (CP). When PE is LOW, the data at the Serial Data input (D₉) is loaded into the Q₀ flip-flop, and the data in the register is shifted one bit to the right in the direction (Q₀-Q₁-Q₂-Q₃) synchronous with the negative clock transition. The PE and Data inputs are fully edge-triggered and must be stable only one setup prior to the HIGH-to-LOW transition of the clock.


The Master Reset ($\overline{\text{MR}}$) is an asynchronous Active LOW input. When LOW, the $\overline{\text{MR}}$ overrides the clock and all other inputs and clears the register.

The TRI-STATE output buffers are designed to drive heavily loaded TRI-STATE buses or large capacitive loads. The Ac-

tive LOW Output Enable (\overline{OE}) controls all four TRI-STATE buffers independent of the register operation. The data in the register appears at the outputs when \overline{OE} is LOW. The outputs are in the high impedance (OFF) state, which means they will neither drive nor load the bus when \overline{OE} is HIGH. The output from the last stage is brought out separately. This output ($Q_{\rm S}$) is tied to the Serial Data input ($D_{\rm S}$) of the next device for serial expansion applications. The $Q_{\rm S}$ output is not affected by the TRI-STATE buffer operation.

Features

- 4-Bit parallel load shift register
- Independent TRI-STATE buffer outputs
- Separate Q_s output for serial expansion
- Asynchronous master reset



4-306

Mode Select-Function Tables

Register	Inputs					Outputs			
Operating Modes	MR	CP	PE	Ds	Dn	Q	Q ₁	Q ₂	Q3
Reset (clear)	L	х	х	х	х	L	L	L	L
Shift Right	н	\sim	L	L	х	L	90	q 1	q 2
	н	\sim	L	н	х	н	90	q 1	q 2
Parallel Load	н	\sim	н	х	L	L	L	L	L
	н	\sim	н	x	н	н	н	н	н

TRI-STATE Buffer		Inputs	Outputs		
Operating Modes	ŌE	Q _n (Register)	Q ₀ , Q ₁ , Q ₂ , Q ₃	Qs	
Read	L	L	Ļ	L	
	_ L	н	н	н	
Disable Buffers	н	L	Z	L	
	н	н	Z	н	

H = HIGH Voltage Level L = LOW Voltage Level


qn = Lower case letters indicate the state of the referenced output one setup time prior to the HIGH-to-LOW Clock Transition

X = Immaterial

Z = High Impedance

- = HIGH-to-LOW transition

Logic Diagram



TL/F/9532-4

4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

National Semiconductor


54F/74F398 • 54F/74F399 Quad 2-Port Register


General Description

The 'F398 and 'F399 are the logical equivalents of a quad 2-input multiplexer feeding into four edge-triggered flipflops. A common Select input determines which of the two 4-bit words is accepted. The selected data enters the flipflops on the rising edge of the clock. The 'F399 is the 16-pin version of the 'F398, with only the Q outputs of the flip-flops available.


Features

- Select inputs from two data sources
- Fully positive edge-triggered operation
- Both true and complement outputs—'F398





TL/F/9533-4



TL/F/9533-3

398•399

Unit Loading/Fan Out: See Section 2 for U.L. definitions

-

			54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
S	Common Select Input	1.0/1.0	20 µA/−0.6 mA			
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA			
10a-10d	Data Inputs from Source 0	1.0/1.0	20 µA/-0.6 mA			
1a-11d	Data Inputs from Source 1	1.0/1.0	20 µA/ - 0.6 mA			
Qa-Qd	Register True Outputs	50/33.3	-1 mA/20 mA			
$\overline{Q}_a - \overline{Q}_d$	Register Complementary Outputs ('F398)	50/33.3	-1 mA/20 mA			

Functional Description

The 'F398 and 'F399 are high-speed quad 2-port registers. They select four bits of data from either of two sources (Ports) under control of a common Select input (S). The selected data is transferred to a 4-bit output register synchronous with the LOW-to-HIGH transition of the Clock input (CP). The 4-bit D-type output register is fully edge-triggered. The Data inputs (l_{0x} , l_{1x}) and Select input (S) must be stable only a setup time prior to and hold time after the LOW-to-HIGH transition of the Clock input for predictable operation. The 'F398 has both Q and \overline{Q} outputs.

Function Table

	Inputs	Outputs		
S	lo	l ₁	Q	Q,
I	I	х	Ļ	н
1	h	x	н	L
h	х	ł	L	н
h	х	h	н	L

H = HIGH Voitage Level

L = LOW Voltage Level

 $\mathbf{h}=\mathbf{H}\mathbf{IGH}$ Voltage Level one setup time prior to the LOW-to-HIGH clock transition

I = LOW Voltage Level one setup time prior to the LOW-to-HIGH clock transition

TL/F/9533-9

X = Immaterial

*'F398 only

"F398 Only

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagram

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Barta	meter		54F/74	F	Units	Vcc	Conditions
Symbol	raia	meter	Min	Тур	Max	Onits	*CC	Conditions
VIH	Input HIGH Volt	age	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
ICCH	Power Supply C	urrent ('F398)		25	38	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent ('F398)		25	38	mA	Max	V _O = LOW
ICCH	Power Supply C	urrent ('F399)		22	34	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent ('F399)		22	34	mA	Max	$V_0 = LOW$

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F			54F		4F		
Symbol	Parameter	V			T _A , V _{CC} = Mil C _L = 50 pF		$T_A, V_{CC} = Com$ $C_L = 50 pF$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Input Clock Frequency	100	140		80		100		MHz	2-1
	Propagation Delay CP to Q or \overline{Q}	3.0* 3.0	5.7 6.8	7.5 9.0	3.0 3.0	9.5 11.5	3.0 3.0	8.5 10.0	ns	2–3

*'F398 3.3 ns

AC Operating Requirements: See Section 2 for Waveforms

		7	4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW I _n to CP	3.0 3.0		4.5 4.5		3.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	1.0 1.0		1.5 1.5		1.0 1.0			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW S to CP ('F398)	7.5 7.5		10.5 10.5		8.5 8.5			
t _s (H) t _s (L)	Setup Time, HIGH or LOW S to CP ('F399)	7.5 7.5		9.5 9.5	- 49	8.5 8.5		ns	26
t _h (H) t _h (L)	Hold Time, HIGH or LOW S to CP	0 0		0		0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	4.0 5.0		4.0 7.0		4.0 5.0		ns	2-4




54F/74F401 CRC Generator/Checker

General Description

The 'F401 Cycle Redundancy Check (CRC) Generator/ Checker provides an advanced tool for implementing the most widely used error detection scheme in serial digital data handling systems. A 3-bit control input selects one-ofeight generator polynomials. The list of polynomials includes CRC-16 and CRC-CCITT as well as their reciprocals (reverse polynomials). Automatic right justification is incorporated for polynomials of degree less than 16. Separate clear and preset inputs are provided for floppy disk and other applications. The Error output indicates whether or not a transmission error has occurred. Another control input inhibits feedback during check word transmission. The 'F401 is fully compatible with all TTL families.

Ordering Code: See Section 5

Logic Symbol




for DIP, SOIC and Flatpak 14 ٧œ 13 -ER 12 -0 -D 11 10 - CWE s. NC 9 NC GND

Pin Assignment

Features

- Eight selectable polynomials
- Error indicator
- Separate preset and clear controls
- Automatic right justification
- Fully compatible with all TTL logic families
- 14-pin package
- 9401 equivalent
- Typical applications:
 - Floppy and other disk storage systems Digital cassette and cartridge systems Data communication systems



TL/F/9534-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
S0-S2	Polynomial Select Inputs	1.0/1.0	20 µA/−0.6 mA		
D	Data Input	1.0/1.0	20 µA/ - 0.6 mA		
40	Clock Input (Operates on HIGH-to-LOW Transition)	1.0/1.0	20 µA/-0.6 mA		
CWE	Check Word Enable Input	1.0/1.0	20 µA/ - 0.6 mA		
P	Preset (Active LOW) Input	1.0/1.0	20 µA/−0.6 mA		
MB	Master Reset (Active HIGH) Input	1.0/1.0	20 µA/ - 0.6 mA		
Q	Data Output	50/33.3	-1 mA/20 mA		
ER	Error Output	50/33.3	—1 mA/20 mA		

\$

츋

Functional Description

The 'F401 is a 16-bit programmable device which operates on serial data streams and provides a means of detecting transmission errors. Cyclic encoding and decoding schemes for error detection are based on polynomial manipulation in modulo arithmetic. For encoding, the data stream (message polynomial) is divided by a selected polynomial. This division results in a remainder which is appended to the message as check bits. For error checking, the bit stream containing both data and check bits is divided by the same selected polynomial. If there are no detectable errors, this division results in a zero remainder. Although it is possible to choose many generating polynomials of a given degree. standards exist that specify a small number of useful polynomials. The 'F401 implements the polynomials listed in Table I by applying the appropriate logic levels to the select pins S_{0.} S₁ and S₂.

The 'F401 consists of a 16-bit register, a Read Only Memory (ROM) and associated control circuitry as shown in the block diagram. The polynomial control code presented at inputs S_0 , S_1 and S_2 is decoded by the ROM, selecting the desired polynomial by establishing shift mode operation on the register with Exclusive OR gates at appropriate inputs. To generate the check bits, the data stream is entered via the Data inputs (D), using the HIGH-to-LOW transition of the

Clock input (\overline{CP}). This data is gated with the most significant output (Q) of the register, and controls the Exclusive OR gates (*Figure 1*). The Check Word Enable (CWE) must be held HIGH while the data is being entered. After the last data bit is entered, the CWE is brought LOW and the check bits are shifted out of the register and appended to the data bits using external gating (*Figure 2*).


To check an incoming message for errors, both the data and check bits are entered through the D input with the CWE input held HIGH. The 'F401 is not in the data path, but only monitors the message. The Error Output becomes valid after the last check bit has been entered into the 'F401 by a HIGH-to-LOW transition of \overrightarrow{CP} . If no detectable errors have occurred during the data transmission, the resultant internal register bits are all LOW and the Error Output (ER) is LOW. If a detectable error has occurred, ER is HIGH.


A HIGH on the Master Reset input (MR) asynchronously clears the register. A LOW on the Preset input (\vec{P}) asynchronously sets the entire register if the control code inputs specify a 16-bit polynomial; in the case of 12- or 8-bit check polynomials only the most significant 12 or 8 register bits are set and the remaining bits are cleared.

ТΔ	RI	F	
	-	_	

Select Code			Polynomial	Remarks		
S ₂	S ₁	S ₀	- crynonial	Tomarko		
L	L	L	$X^{16} + X^{15} + X^2 + 1$	CRC-16		
L	L	н	$X^{16} + X^{14} + X + 1$	CRC-16 REVERSE		
L	н	L	X16 + X15 + X13 + X7 + X4 + X2 + X1 + 1			
L	н	н	$X^{12} + X^{11} + X^3 + X^2 + X + 1$	CRC-12		
н	L	L	$X^{8} + X^{7} + X^{5} + X^{4} + X + 1$			
н	L	н	X ⁸ + 1	LRC-8		
н	н	L	$X^{16} + X^{12} + X^5 + 1$	CRC-CCITT		
н	н	н	$X^{16} + X^{11} + X^4 + 1$	CRC-CCITT REVERSE		

Block Diagram





Note 1: Check word Enable is HIGH while data is being clocked, LOW while transmission of check bits. Note 2: 'F401 must be reset or preset before each computation.

Note 3: CRC check bits are generated and appended to data bits.

4

<u>4</u>

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions	
Symbol	Falanioloi				Max	Onita	VCC	Conditions	
VIH	Input HIGH Voltage	-	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				- 1.2	v	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}				v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
Iн	Input HIGH Current				20	μA	Max	$V_{IN} = 2.7V$	
I _{BVi}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μA	Max	V _{OUT} = V _{CC}	
Іссн	Power Supply Current			70	105	mA	Max	V _O = HIGH	

			74F		5	4F	7	4F	ſ	
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100					85		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q	4.5 4.0		11.5 10.0			4.5 4.0	13.5 11.0	ns	2-3
tPHL	Propagation Delay MR to Q	3.0		7.5			3.0	8.0	ns	2-3
t _{PLH}	Propagation Delay P to Q	3.0		8.5			3.0	9.5	ns	2-3
t _{PHL}	Propagation Delay MR to ER	3.5		11.0			3.5	12.0	ns	2–3
t _{PLH}	Propagation Delay P to ER	3.0		8.5			3.0	10.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to ER	5.0 4.5		13.0 11 <i>.</i> 5			5.0 4.5	14.5 12.5	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Set-up Time, HIGH or LOW D to CP	5.0 5.0				5.5 5.5			
t _s (H) t _s (L)	Set-up Time, HIGH or LOW CWE to \overline{CP}	4.0 4.0				4.5 4.5		ns	2–6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D and CWE to CP	2.0 2.0				2.0 2.0			
t _w (L)	P Pulse Width, LOW	7.0				8.0		ns	2-4
t _w (H) t _w (L)	Clock Pulse Width, HIGH or LOW	5.0 5.0				6.0 6.0		ns	2-4
t _w (H)	MR Pulse Width, HIGH	5.0				5.5		ns	2-4
t _{rec}	Recovery Time MR to CP	4.0				4.5		ns	2-6
t _{rec}	Recovery Time P to CP	2.0				2.0		ns	2-6

National Semiconductor

54F/74F402 Serial Data Polynomial Generator/Checker

General Description


The 'F402 expandable Serial Data Polynomial generator/ checker is an expandable version of the 'F401. It provides an advanced tool for the implementation of the most widely used error detection scheme in serial digital handling systems. A 4-bit control input selects one-of-six generator polynomials. The list of polynomials includes CRC-16, CRC-CCITT and Ethernet®, as well as three other standard polynomials (56th order, 48th order, 32nd order). Individual clear and preset inputs are provided for floppy disk and other applications. The Error output indicates whether or not a transmission error has occurred. The CWG Control input inhibits feedback during check word transmission. The 'F402 is compatible with FAST® devices and with all TTL families.

Features


- Guaranteed 30 MHz data rate
- Six selectable polynomials
- Other polynomials available
- Separate preset and clear controls
- Expandable
- Automatic right justification
- Error output open collector
- Typical applications: Floppy and other disk storage systems Digital cassette and cartridge systems Data communication systems

Ordering Code: See Section 5


Logic Symbol



Connection Diagrams







Unit Load	ling/Fan Out: See Sect	ion 2 for U.L. definitions					
		54F/74F					
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}				
S0-S3	Polynomial Select Inputs	1.0/0.67	20 μA/−0.4 mA				
CWG	Check Word Generate Input	1.0/0.67	20 µA/ - 0.4 mA				
D/CW	Serial Data/Check Word	285(100)/13.3(6.7)	-5.7 mA(-2 mA)/8 mA (4 mA)				
D	Data Input	1.0/0.67	20 μA/-0.4 mA				
ER	Error Output	*/26.7(13.3)	*/16 mA (8 mA)				
RO	Register Output	285(100)/13.3(6.7)	-5.7 mA(-2 mA)/8 mA (4 mA)				
CP	Clock Pulse	1.0/0.67	20 μA/-0.4 mA				
SEI	Serial Expansion Input	1.0/0.67	20 µA/-0.4 mA				
RFB	Register Feedback	1.0/0.67	$20 \mu \text{A}/-0.4 \text{mA}$				
MR	Master Reset	1.0/0.67	$20 \mu \text{A} / -0.4 \text{mA}$				
P	Preset	1.0/0.67	20 µA/-0.4 mA				

*Open Collector

Functional Description

The 'F402 Serial Data Polynomial Generator/Checker is an expandable 16-bit programmable device which operates on serial data streams and provides a means of detecting transmission errors. Cyclic encoding and decoding schemes for error detection are based on polynomial manipulation in modulo arithmetic. For encoding, the data stream (message polynomial) is divided by a selected polynomial. This division results in a remainder (or residue) which is appended to the message as check bits. For error checking, the bit stream containing both data and check bits is divided by the same selected polynomial. If there are no detectable errors, this division results in a zero remainder. Although it is possible to choose many generating polynomials of a given degree, standards exist that specify a small number of useful polynomials. The 'F402 implements the polynomials listed in Table I by applying the appropriate logic levels to the select pins S₀, S₁, S₂ and S₃.

The 'F402 consists of a 16-bit register, a Read Only Memory (ROM) and associated control circuitry as shown in the Block Diagram. The polynomial control code presented at inputs S_0 , S_1 , S_2 and S_3 is decoded by the ROM, selecting the desired polynomial or part of a polynomial by establishing shift mode operation on the register with Exclusive OR (XOR) gates at appropriate inputs. To generate the check bits, the data stream is entered via the Data Inputs (D), using the LOW-to-HIGH transition of the Clock Input (CP). This data is gated with the most significant Register Output (RO) via the Register Feedback Input (RFB), and controls the

XOR gates. The Check Word Generate (CWG) must be held HIGH while the data is being entered. After the last data bit is entered, the CWG is brought LOW and the check bits are shifted out of the register(s) and appended to the data bits (no external gating is needed).


To check an incoming message for errors, both the data and check bits are entered through the D Input with the CWG Input held HIGH. The Error Output becomes valid after the last check bit has been entered into the 'F402 by a LOW-to-HIGH transition of CP, with the exception of the Ethernet polynomial (see Applications paragraph). If no detectable errors have occurred during the data transmission, the resultant internal register bits are all LOW and the Error Output (ER) is HIGH. If a detectable error has occurred, ER is LOW. ER remains valid until the next LOW-to-HIGH transition of CP or until the device has been preset or reset.

A HIGH on the Master Reset Input (MR) asynchronously clears the entire register. A LOW on the Preset Input (\overline{P}) asynchronously sets the entire register with the exception of:

- 1 The Ethernet residue selection, in which the registers containing the non-zero residue are cleared;
- 2 The 56th order polynomial, in which the 8 least significant register bits of the least significant device are cleared; and,
- 3 Register S=0, in which all bits are cleared.

					TABLE I	
Hex	S ₃	Select S ₂	t Code S ₁	S ₀	Polynomial	Remarks
0	L	L	L	L	0	S=0
C D	H H	н н	L	L H	X ³² +X ²⁶ +X ²³ +X ²² +X ¹⁶ + X ¹² +X ¹¹ +X ¹⁰ +X ⁸ +X ⁷ +X ⁵ +X ⁴ +X ² +X+1	Ethernet Polynomial
E	нн	нн	H H	LH	X ³² +X ³¹ +X ²⁷ +X ²⁶ +X ²⁵ +X ¹⁹ +X ¹⁶ + X ¹⁵ +X ¹³ +X ¹² +X ¹¹ +X ⁹ +X ⁷ +X ⁶ +X ⁵ +X ⁴ +X ² +X+1	Ethernet Residue
7	L	н	н	н	X ¹⁶ +X ¹⁵ +X ² +1	CRC-16
В	н	L	н	н	X ¹⁶ +X ¹² +X ⁵ +1	CRC-CCIT
3 2 4 8	L L H	L L H L	H H L L	HLLL	$\begin{array}{c} \chi 56+\chi 55+\chi 49+\chi 45+\chi 41+\\ \chi 39+\chi 38+\chi 37+\chi 36+\chi 31+\\ \chi 22+\chi 19+\chi 17+\chi 16+\chi 15+\chi 14+\chi 12+\chi 11+\chi 9+\\ \chi 5+\chi+1\end{array}$	56th Order
5 9 1	L H L	H L L	L L L	ттт	X48 + X36 + X35 + X23 + X21 + X15 + X13 + X8 + X2 + 1	48th Order
6 A	L	H L	н	L	X ³² +X ²³ +X ²¹ + X ¹¹ +X ² +1	32nd Order

Block Diagram



TL/F/9535-5

Select Code	P ₃	P ₂	P ₁	Po	C ₂	C1	C ₀	Polynomial			
0	0	0	0	0	1	0	0	S=0			
С	1	1	1	1	1	0	1	Ethernet			
D	1	1	1	1	1	0	1	Polynomial			
E	0	0	0	0	0	0	0	Ethernet			
F	0	0	0	0	0	1	0	Residue			
7	1	1	1	1	1	0	0	CRC-16			
в	1	1	1	1	1	0	0	CRC-CCITT			
3	1	1	1	1	1	0	0				
2	1	1	1	1	1	0	0	56th			
4	1	1	1	1	1	0	0	Order			
8	0	0	1	1	1	0	0				
5	1	1	1	1	1	0	0	48th			
9	1	1	1	1	1	0	0				
1	1	1	1	1	1	0	0	Order			
6	1	1	1	1	1	0	0	32nd			
Α	1	1	1	1	1	0	0	Order			

Applications

In addition to polynomial selection there are four other capabilities provided for in the 'F402 ROM. The first is set or clear selectability. The sixteen internal registers have the capability to be either set or cleared when \overline{P} is brought LOW. This set or clear capability is done in four groups of 4 (see Table II, P0-P3). The second ROM capability (C0) is in determining the polarity of the check word. As is the case with the Ethernet polynomial the check word can be inverted when it is appended to the data stream or as is the case with the other polynomials, the residue is appended with no inversion. Thirdly, the ROM contains a bit (C1) which is used to select the RFB input instead of the SEI input to be fed into the LSB. This is used when the polynomial selected is actually a residue (least significant) stored in the ROM which indicates whether the selected location is a polynomial or a residue. If the latter, then it inhibits the RFB input,


As mentioned previously, upon a successful data transmission, the CRC register has a zero residue. There is an exception to this, however, with respect to the Ethernet polynomial. This polynomial, upon a successful data transmission, has a non-zero residue in the CRC register (C7 04 DD 7B)₁₆. In order to provide a no-error indication, two ROM locations have been preloaded with the residue so that by selecting these locations and clocking the device one additional time, after the last check bit has been entered, will result in zeroing the CRC register. In this manner a no-error indication is achieved.

With the present mix of polynomials, the largest is 56th order requiring four devices while the smallest is 16th order requiring just one device. In order to accommodate multiplexing between high order polynomials (X 16th order) and lower order polynomials, a location of all zeros is provided. This allows the user to choose a lower order polynomial even if the system is configured for a higher order one. The 'F402 expandable CRC generator checker contains 6 popular CRC polynomials, 2-16th Order, 2-32nd Order, 1-48th Order and 1-56th Order. The application diagram shows the 'F402 connected for a 56th Order polynomial. Also shown are the input patterns for other polynomials. When the 'F402 is used with a gated clock, disabling the clock in a HIGH state will ensure no erroneous clocking occurs when the clock is re-enabled. Preset and Master Reset are asynchronous inputs presetting the register to S or clearing to 1s respectively (note Ethernet residue and 56th Order S or Crede 8, LSB, are exceptions to this).

To generate a CRC, the pattern for the selected polynomial is applied to the S inputs, the register is preset or cleared as required, clock is enabled, CWG is set HIGH, data is applied to D input, output data is on D/CW. When the last data bit has been entered, CWG is set LOW and the register is clocked for n bits (where n is the order of the polynomial). The clock may now be stopped if desired (holding CWG LOW and clocking the register will output zeros from D/CW after the residue has been shifted out).

To check a CRC, the pattern for the selected polynomial is applied to the S inputs, the register is preset or cleared as required, clock is enabled, CWG is set HIGH, the data stream including the CRC is applied to D input. When the last bit of the CRC has been entered, the \overline{ER} output is checked: HIGH=error free data, LOW=corrupt data. The clock may now be stopped if desired.

To implement polynomials of lower order than 56th, select the number of packages required for the order of polynomial and apply the pattern for the selected polynomial to the S inputs (0000 on S inputs disables the package from the feedback chain).



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Commercial

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V

+4.5V to +5.5V +4.5V to +5.5V

Symbol	Parame	tor		54F/74	F	Units	Vcc	Conditions
Symbol	Faranic	101	Min	Тур	Max	Units	VCC	Conditions
VIH	input HIGH Voltage		2.0			v		Recognized as a HIGH Signa
V _{IL}	Input LOW Voltage				0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Diode Vo	oltage			-1.2	v	Min	$l_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.4 2.4 2.7			v	Min	$l_{OH} = -2 \text{ mA} (RO, D/CW)$ $l_{OH} = -5.7 \text{ mA} (RO, D/CW)$ $l_{OH} = -5.7 \text{ mA} (RO, D/CW)$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.4 0.4 0.5 0.5	v	Min	$I_{OL} = 4 \text{ mA} (D/CW, RO)$ $I_{OL} = 8 \text{ mA} (ER)$ $I_{OL} = 16 \text{ mA} (ER)$ $I_{OL} = 8 \text{ mA} (D/CW, RO)$
hн	Input HIGH Current				20	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Current				-0.4	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit	Current	-20		-130	mA	Max	V _{OUT} = 0V (D/CW, RO)
ICEX	Output HIGH Leakag	e Current			250	μΑ	Max	$V_{OUT} = V_{CC}$ (RO, D/CW)
ЮНС	Open Collector, Outp OFF Leakage Test	put			250	μΑ	Min	$V_{OUT} = V_{CC} (\overline{ER})$
Icc	Power Supply Curren	t		110	165	mA	Max	

		74F			54	4F	74	4F		
Symbol	Parameter	ve	A = +25° CC = +5.0 CL = 50 pl	v	T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	30	45		30		30		MHz	2-1
^t PLH t _{PHL}	Propagation Delay CP to D/CW	8.5 10.5	15.0 18.0	19.0 23.0	7.5 9.5	26.5 26.5	7.5 9.5	21.0 25.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to RO	8.0 8.0	13.5 14.0	17.0 18.0	7.0 7.0	26.0 22.5	7.0 7.0	19.0 20.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to ER	15.5 8.5	26.0 14.5	33.0 18.5	14.0 7.5	38.5 23.5	14.0 7.5	35.0 20.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay P to D/CW	11.0 11.5	18.5 19.5	23.5 24.5	10.0 10.5	31.0 32.0	10.0 10.5	25.5 26.5	ns	2-:
^t PLH	Propagation Delay P to RO	9.5	16.0	20.5	8.5	31.5	8.5	22.5	ns	2-:
t _{PLH}	Propagation Delay P to ER	10.0	17.0	21.5	9.0	26.0	9.0	23.5	ns	2-
tplh tphl	Propagation Delay MR to D/CW	10.5 11.0	18.0 19.0	23.0 24.0	9.5 10.0	29.0 28.5	9.5 10.0	25.5 26.0	ns	2-:
^t PHL	Propagation Delay MR to RO	9.0	15.5	19.5	8.0	23.5	8.0	21.5	ns	2-
t _{PLH}	Propagation Delay MR to ER	16.5	28.0	35.5	14.5	39.0	14.5	37.5	ns	2-
t _{PLH} t _{PHL}	Propagation Delay D to D/CW	6.0 7.5	10.5 12.0	13.5 16.0	5.0 6.5	19.5 20.0	5.0 6.5	15.0 18.0	ns	2-
t _{PLH} t _{PHL}	Propagation Delay CWG to D/CW	6.5 7.0	11.0 12.0	14.0 15.5	5.5 6.0	21.5 21.5	5.5 6.0	15.5 17.5	ns	2-
t _{PLH} t _{PHL}	Propagation Delay S _n to D/CW	11.5 9.5	19.5 16.0	24.5 20.0	9.0 8.5	29.0 25.0	10.5 8.5	26.5 22.0	ns	2-

		$74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ Min Max		54F T _A , V _{CC} = Mil Min Max		74F T _A , V _{CC} = Com Min Max			
Symbol	Parameter							Units	Fig No
t _s (H) t _s (L)	Setup Time, HIGH or LOW SEI to CP	4.5 4.5		6.0 6.0		5.0 5.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW SEI to CP	0		1.0 1.0		0		ns	2–6
t _s (H) t _s (L)	Setup Time, HIGH or LOW RFB to CP	11.0 11.0		14.0 14.0		12.5 12.5			
t _h (H) t _h (L)	Hold Time, HIGH or LOW RFB to CP	0		0		0		ns	2-6
- t _s (H) t _s (L)	Setup Time, HIGH or LOW S_1 to CP	13.5 13.0		16.0 15.5		15.0 14.5			
t _h (H) t _h (L)	Hold Time, HIGH or LOW S ₁ to CP	0		0 0		0		ns	2–6
t _s (H) t _s (L)	Setup Time, HIGH or LOW D to CP	9.0 9.0		11.5 11.5		10.0 10.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW D to CP	0 0		0 0		0 0		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW CWG to CP	7.0 5.5		9.0 8.0		8.0 6.5			
t _h (H) t _h (L)	Hold Time, HIGH or LOW CWG to CP	0		0 0		0		ns	2-8
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	4.0 4.0		7.0 5.0		4.5 4.5		ns	2-4
t _w (H)	MR Pulse Width, HIGH	4.0		7.0		4.5		ns	2-4
t _w (L)	P Pulse Width, LOW	4.0		5.0		4.5		ns	2-4
t _{rec}	Recovery Time MR to CP	3.0		4.0		3.5			
t _{rec}	Recovery Time P to CP	5.0		6.5		6.0		ns	2-0

National Semiconductor

54F/74F403 First-In First-Out (FIFO) Buffer Memory


General Description

The 'F403 is an expandable fall-through type high-speed First-In First-Out (FIFO) Buffer Memory optimized for highspeed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 'F403 has TRI-STATE® outputs which provide added versatility and is fully compatible with all TTL families.

Ordering Code: See Section 5


Connection Diagrams




TI /F/9536+2

Features

- Serial or parallel input
- Serial or parallel output
- Expandable without external logic
- TRI-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package
- 9403 replacement






Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D0-D3	Parallel Data Inputs	1.0/0.667	20 μΑ/400 μΑ
Ds	Serial Data Input	1.0/0.667	20 μA/400 μA
PL	Parallel Load Input	1.0/0.667	20 μA/400 μA
CPSI	Serial Input Clock	1.0/0.667	20 μA/400 μA
IES	Serial Input Enable	1.0/0.667	20 μA/400 μA
TTS	Transfer to Stack Input	1.0/0.667	20 μA/400 μA
OES	Serial Output Enable	1.0/0.667	20 μA/400 μA
TOS	Transfer Out Serial	1.0/0.667	20 μA/400 μA
TOP	Transfer Out Parallel	1.0/0.667	20 μΑ/400 μΑ
MR	Master Reset	1.0/0.667	20 μA/400 μA
ŌE	Output Enable	1.0/0.667	20 μA/400 μA
CPSO	Serial Output Clock	1.0/0.667	20 μΑ/400 μΑ
Q0-Q3	Parallel Data Outputs	285/26.7	5.7 mA/16 mA
Qs	Serial Data Output	285/26.7	5.7 mA/16 mA
IRF	Input Register Full	20/13.3	-400 μA/8 mA
ORE	Output Register Empty	20/13.3	-400 μA/8 mA

4

Block Diagram

ŝ



Functional Description

As shown in the block diagram the 'F403 consists of three sections:

- An Input Register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- A 4-bit wide, 14-word deep fall-through stack with selfcontained control logic.
- An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below.

INPUT REGISTER (DATA ENTRY)

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fallthrough stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F₃ flip-flop and resetting the other flip-flops. The \overline{Q} output of the last flip-flop (FC) is brought out as the 'Input Register Full' output (IRF). After initialization this output is HIGH.

Parallel Entry—A HIGH on the PL input loads the D_0-D_3 inputs into the F_0-F_3 flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the CPSI input must be LOW. If parallel expansion is not being implemented, IES must be LOW to establish row mastership (see Expansion section).

Serial Entry—Data on the D_S input is serially entered into the F_3 , F_2 , F_1 , F_0 , FC shift register on each HIGH-to-LOW transition of the CPSI clock input, provided IES and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops, F_0-F_3 . The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting CPSI clock pulses from affecting the register, *Figure 2* illustrates the final positions in a 'F403 resulting from a 64-bit serial bit train. B₀ is the first bit, B₆₃ the last bit.




FIGURE 1. Conceptual Input Section




FIGURE 2. Final Positions in a 'F403 Resulting from a 64-Bit Serial Train

Transfer to the Stack—The outputs of Flip-Flops F_0-F_3 feed the stack. A LOW level on the $\overline{\text{TTS}}$ input initiates a 'fall-

through' action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.

An RS Flip-Flop (the Request Initialization Flip-Flop shown in *Figure 10*) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the IRF and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 'F403 as in most modern FIFO designs, the $\overline{\rm MR}$ input only initializes the stack control section and does not clear the data.

OUTPUT REGISTER (DATA EXTRACTION)

The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a TRI-STATE 4-bit parallel data bus or on a TRI-STATE serial data bus. The output section generates and receives the necessary status and control signals. *Figure 3* is a conceptual logic diagram of the output section.

Functional Description (Continued)

FIGURE 3. Conceptual Output Section

TL/F/9536-7

Parallel Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the 'Transfer Out Parallel' (TOP) input is HIGH. As a result of the data transfer ORE goes HIGH, indicating valid data on the data outputs (provided the TRI-STATE buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, ORE will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction CPSO should be LOW. TOS should be grounded for single slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).

8

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal

control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, ORE remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided TOS is LOW and TOP is HIGH. As a result of the data transfer ORE goes HIGH indicating valid data in the register. The TRI-STATE Serial Data Output, Q_S, is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of CPSO. To prevent false shifting, CPSO should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces ORE output LOW and disables the serial output, Q_S (refer to Figure 3). For serial operation the ORE output may be tied to the TOS input, requesting a new word from the stack as soon as the previous one has been shifted out.

Functional Description (Continued)

EXPANSION

Vertical Expansion—The 'F403 may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, and FIFO of (15n+1)-words by 4-bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 'F403's flexibility for serial/parallel input and output.




FIGURE 4. A Vertical Expansion Scheme

TL/F/9536-8

Functional Description (Continued)

Horizontal and Vertical Expansion—The 'F403 can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of (15m + 1)-words by (4n)-bits can be constructed, where m is the number of devices in a column and n is the number of devices in a column and n is the number of devices in a row. *Figures 7* and 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in *Figure 6*. The final position of data after serial al insertion of 496 bits into the FIFO array of *Figure 6*.

Interlocking Circuitry—Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 'F403 incorporates simple but effective 'master/slave' interlocking circuitry to eliminate the need for external gating.


In the 'F403 array of *Figure 6* devices 1 and 5 are defined as 'row masters' and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row master or a slave of higher priority.

In a similar fashion, the ORE outputs of slaves will not go HIGH until their OES inputs have gone HIGH. This interlock-

ing scheme ensures that new input data may be accepted by the array when the IRF output of the final slave in that row goes HIGH and that output data for the array may be extracted when the ORE of the final slave in the output row goes HIGH.

The row master is established by connecting its IES input to ground while a slave receives its IES input from the IRF output of the next higher priority device. When an array of 'F403 FIFOs is initialized with a LOW on the MR inputs of all devices, the IRF outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the IES input during initialization. Flaure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the Master Latch is set. Whenever TTS goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a TOS or TOP input initiates a load-from-stack operation and sets the ORE Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and ORE goes HIGH. If the Master Latch is reset, the ORE output will be LOW until an OES input is received.








FIGURE 6. A 31 x 16 FIFO Array

4





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

In LOW State (Max) twice the rated IOL (MA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions


Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V


Symbol	Doro	meter		54F/74F	•	Units	Vcc	Conditions
Symbol	raia	meter	Min	Тур	Max	Units	*CC	COnditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signa
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			- 1.5	V	Min	l _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.4 2.5 2.5 2.7 2.7			v	Min	$ \begin{split} I_{OH} &= -400 \; \mu A \; (\text{IRF, ORE}) \\ I_{OH} &= -2.0 \; \text{mA} \; (\text{Q}_{n}, \text{Q}_{g}) \\ I_{OH} &= -400 \; \mu A \; (\text{IRF, ORE}) \\ I_{OH} &= -5.7 \; \text{mA} \; (\text{Q}_{n}, \text{Q}_{g}) \\ I_{OH} &= -400 \; \mu A \; (\text{IRF, ORE}) \\ I_{OH} &= -5.7 \; \text{mA} \; (\text{Q}_{n}, \text{Q}_{g}) \end{split} $
V _{OL}	Output LOW Voltage	54F 10% Vcc 54F 10% Vcc 74F 10% Vcc 74F 10% Vcc			0.4 0.4 0.5 0.5	v	Min	$\begin{split} \mathbf{I}_{OL} &= 4 \text{ mA} (\overline{\text{IRF}}, \overline{\text{ORE}}) \\ \mathbf{I}_{OL} &= 8 \text{ mA} (\mathbf{Q}_{n}, \mathbf{Q}_{g}) \\ \mathbf{I}_{OL} &= 8 \text{ mA} (\overline{\text{IRF}}, \overline{\text{ORE}}) \\ \mathbf{I}_{OL} &= 16 \text{ mA} (\mathbf{Q}_{n}, \mathbf{Q}_{g}) \end{split}$
IIH	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Curr Breakdown Test				100	μА	Мах	V _{IN} = 7.0V
IIL	Input LOW Curre	ənt			-0.4	mA	Max	V _{IN} = 0.5V
lozh	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Cir	cuit Current	-20		- 130	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
ICCL	Power Supply C	urrent			170	mA	Max	$V_0 = LOW$


Symbol		7	4F	5	4F	7	4F		
	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Max	Mín	Max	Min	Max		
t _{PHL}	Propagation Delay, Negative-Going CPSI to IRF Output	1.5	17.0	1.5	18.0	1.5	18.0	08	403-a, b
t _{PLH}	Propagation Delay, Negative-Going TTS to IRF	1.5	34.0	1.5	39.0	1.5	38.0	– ns	400-a, b
tplh tphL	Propagation Delay, Negative-Going CPSO to Q _S Output	1.5 1.5	25.0 20.0	1.5 1.5	28.0 21.0	1.5 1.5	27.0 21.0	ns	403-c, d
tpLH tpHL	Propagation Delay, Positive-Going TOP to Outputs Q ₀ -Q ₃	1.5 1.5	35.0 30.0	1.5 1.5	38.0 32.0	1.5 1.5	38.0 32.0	nsd	403-ө
^t PHL	Propagation Delay, Negative-Going CPSO to ORE	1.5	25.0	1.5	29.0	1.5	28.0	ns	403-c, a
t _{PHL}	Propagation Delay, Negative-Going TOP to ORE	1.5	26.0	1.5	28.0	1.5	28.0	ns	403-ө
t _{PLH}	Propagation Delay, Positive-Going TOP to ORE	1.5	48.0	1.5	51.0	1.5	51.0	115	
t _{PLH}	Propagation Delay, Negative-Going TOS to Positive Going ORE	1.5	45.0	1.5	52.0	1.5	50.0	ns	403-c, a
^t PHL	Propagation Delay, Positive-Going PL to Negative-Going IRF	1.5	22.0	1.5	23.0	1.5	23.0		102 ~ 1
t _{PLH}	Propagation Delay, Negative-Going PL to Positive-Going IRF	1.5	28.0	1.5	33.0	1.5	31.0	– ns	403-g, h

		$74F$ $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		54F T _A , V _{CC} = Mil C _L = 50 pF		74	F		
Symbol	Parameter					T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay, Positive-Going OES to ORE	1.5	38.0	1.5	44.0	1.5	44.0	ns	
t _{PLH}	Propagation Delay, Positive-Going IES to Positive-Going IRF	1.5	25.0	1.5	29.0	1.5	27.0	ns	403-1
t _{PLH}	Propagation Delay, MR to IRF	1.5	26.0	1.5	31.0	1.5	29.0	ns	
^t ₽HL	Propagation Delay, MR to ORE	1.5	28.0	1.5	31.0	1.5	31.0	ns	
t _{PZH} t _{PZL}	Propagation Delay, \overline{OE} to Q ₀ , Q ₁ , Q ₂ , Q ₃	1.0 1.0	16.0 14.0	1.0 1.0	18.0 16.0	1.0 1.0	18.0 16.0	ns	
t _{PHZ} t _{PLZ}	Propagation Delay, \overline{OE} to Q ₀ , Q ₁ , Q ₂ , Q ₃	1.0 1.0	10.0 19.0	1.0 1.0	13.0 24.0	1.0 1.0	12.0 24.0	115	
tpzH tpzL	Propagation Delay, Negative-Going OES to Q _S	1.0 1.0	10.0 14.0	1.0 1.0	12.0 15.0	1.0 1.0	12.0 15.0	ns	
t _{PHZ} t _{PLZ}	Propagation Delay, Negative-Going OES to Q _S	1.0 1.0	10.0 14.0	1.0 1.0	12.0 16.0	1.0 1.0	12.0 16.0	115	
^t PZH tPZL	Turn On Time TOS to Q _S	1.5 1.5	35.0 35.0	1.5 1.5	42.0 42.0	1.5 1.5	39.0 39.0	ns	
t _{DFT}	Fall Through Time		245		280		265	ns	403-
t _{AP}	Parallel Appearance Time, ORE to $Q_0 - Q_3$	-20.0	-2.0	-20.0	-2.0	-20.0	-2.0		
tas	Serial Appearance Time, ORE to Q _S	-20.0	5.0	-20.0	5.0	-20.0	5.0	ns	

		74F	54F	74F	Units	Fig No
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$	T _A , V _{CC} = Mil	$T_{A_{7}}V_{CC} = Com$		
		Min Max	Min Max	Min Max		
t _s (H)	Set-up Time HIGH or LOW	7.0 7.0	7.0	7.0		
t _s (L)	D _s to Negative CPSI		7.0	7.0	ns	403-a, b
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _s to CPSi	2.0 2.0	2.0	2.0 2.0		
t _s (L)	Set-up Time, LOW TTS to IRF Serial or Parallel Mode	0	0	0	ns	403-a, b <i>g, h</i>
t _s (L)	Set-up Time, LOW Negative-Going ORE to Negative-Going TOS	0	0	0	ns	403-c, c
t _s (L)	Set-up Time, LOW Negative-Going IES to CPSI	7.0	8.0	8.0	ns	403-Ь
t _s (L)	Set-up Time, LOW Negative-Going TTS to CPSI	22.0	23.0	23.0	ns	403-b
t _s (H) t _s (L)	Set-up Time, HIGH or LOW Parallel Inputs to PL	0 0	0	0	ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW Parallel Inputs to PL	4.0 4.0	4.0 4.0	4.0 4.0	113	
t _w (H) t _w (L)	CPSI Pulse Width HIGH or LOW	9.0 5.0	10.0 6.0	10.0 6.0	ns	403-a, b
t _w (H)	PL Pulse Width, HIGH	7.0	9.0	9.0	ns	403-g, h
t _w (L)	TTS Pulse Width, LOW Serial or Parallel Mode	7.0	9.0	9.0	ns	403-а, b, c, d
t _w (L)	MR Pulse Width, LOW	7.0	9.0	9.0	ns	403-f
t _w (H) t _w (L)	TOP Pulse Width HIGH or LOW	12.0 7.0	14.0 7.0	14.0 7.0	ns	403-ө
t _w (H) t _w (L)	CPSO Pulse Width HIGH or LOW	9.0 7.0	13.0 7.0	12.0 7.0	ns	403-c, a
trec	Recovery Time MR to Any Input	8.0	9.0	9.0	ns	403-f









54F/74F407 **Data Access Register**

General Description

The 'F407 Data Access Register (DAR) performs memory address arithmetic for RAM resident stack applications. It contains three 4-bit registers intended for Program Counter (R₀), Stack Pointer (R₁), and Operand Address (R₂). The 'F407 implements 16 instructions which allow either pre- or post-decrement/increment and register-to-register transfer in a single clock cycle. It is expandable in 4-bit increments and can operate at a 30 MHz microinstruction rate on a 16-bit word. The TRI-STATE® outputs are provided for busoriented applications. The 'F407 is fully compatible with all TTL families.

Features

- . High-speed-greater than a 30 MHz microinstruction rate
- Three 4-bit registers
- 16 instructions for register manipulation
- Two separate output ports, one transparent


X2 12

X2 X3 K SD KC G J 0 J 0 J 0 J

- Relative addressing capability
- **TRI-STATE Outputs**
- Optional pre- or post- arithmetic
- Expandable in multiples of four bits
- 24-pin slim package
- 9407 replacement



Logic Symbol



Pin Assignment for DIP, SOIC and Flatpak ĒX 24 Vcc 2 23 - Ci 6 22 - ÊŌo հ - D₀ 21 12 l<u>s</u> 5 20 -ō, ĒΟχ 19 - D1 -ō, CP 18 17 · D₂ X0 8 X, ٩ 16 · Ô2 X2 10 15 - D₃ · ō3 X3' 11 14 00 GND 12 13 TL/F/9537-1

Connection Diagrams Pin Assignment for LCC and PCC X1 X0 CP NC EOX 13 12

11 10 9 8 7 6 5

19 20 21 22 23 24 25

02 02 01 NC 01 00 00

۹ I₁

3 lo

Z Ž

K 🖸 NC

K 223 V_{CC}

S 🖾 či

26 EOn

TL/F/9537-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)	1.0/0.67	20 µA/−0.4 mA
10-13	Instruction Word Inputs	1.0/0.67	20 µA/−0.4 mA
Č	Carry Input (Active LOW)	1.0/0.67	20 µA/−0.4 mA
CO	Carry Output (Active LOW)	20/13.3 (0.67)	0.4 mA/8 mA (4 mA)
CP	Clock Input (L-H Edge-Triggered)	1.0/0.67	20 µA/−0.4 mA
EX	Execute Input (Active LOW)	1.0/0.67	20 µA/−0.4 mA
EOX	Address Output Enable Input (Active LOW)	1.0/0.67	A/−0.4 mA طبر 20
EO ₀	Data Output Enable Input (Active LOW)	1.0/0.67	20 µA/−0.4 mA
$X_0 - X_3$	Address Outputs	284 (100)/26.7 (13.3)	-5.7 mA (2 mA)/16 mA (8 mA)
$\overline{O}_0 - \overline{O}_3$	Data Outputs (Active LOW)	284 (100)/26.7 (13.3)	-5.7 mA (2 mA)/16 mA (8 mA)

Functional Description

The 'F407 contains a 4-bit slice of three Registers (R₀-R₂), a 4-bit Adder, a TRI-STATE Address Output Buffer (X₀-X₃) and a separate Output Register with TRI-STATE buffers $(\overline{O}_0 - \overline{O}_3)$, allowing output of the register contents on the data bus (refer to the Block Diagram). The DAR performs sixteen instructions, selected by I₀-I₃, as listed in the Function Table.

The 'F407 operates on a single clock. CP and \overline{EX} are inputs to a 2-input, active LOW AND gate. For normal operation \overline{EX} is brought LOW while CP is HIGH. A microcycle starts as the clock goes HIGH. Data inputs $\overline{D}_0 - \overline{D}_3$ are applied to the Adder as one of the operands. Three of the four instruction lines $(I_1-I_2-I_3)$ select which of the three registers, if any, is to be used as the other operand. The LOW-to-HIGH CP transition writes the result from the Adder into a register (R_0-R_2) and into the output register provided \overline{EX} is LOW. If

the I₀ instruction input is HIGH, the multiplexer routes the result from the Adder to the TRI-STATE Buffer controlling the address bus (X_0-X_3), independent of $\overrightarrow{\text{EX}}$ and CP. The 'F407 is organized as a 4-bit register slice. The active LOW $\overrightarrow{\text{CI}}$ and $\overrightarrow{\text{CO}}$ lines allow ripple-carry expansion over longer word lengths.


In a typical application, the register utilization in the DAR may be as follows: R_0 is the Program Counter (PC), R_1 is the Stack Pointer (SP) for memory resident stacks and R_2 contains the operand address. For an instruction Fetch, PC can be gated on the X-Bus while it is being incremented (i.e., D-Bus = 1). If the fetched instruction calls for an effective address for execution, which is displaced from the PC, the displacement can be added to the PC and loaded into R_2 during the next microcycle.

Instruction				Combinatorial Function	Sequential Function Occurring
l ₃	l ₂	l ₁	lo	Available on the X-Bus	on the Next Rising CP Edge
L	L	L	L	Ro	
L	L	L	н	R ₀ Plus D Plus Cl	R_0 Plus D Plus Cl $\rightarrow R_0$ and 0-Register
L	L	н	L	Ro	
L	L	н	н	R ₀ Plus D Plus Cl	R_0 Plus D Plus Cl \rightarrow R_1 and 0-Register
L	н	L	L	Ro	Re Plue D Plue Cl -> Re and 0 Persister
L	н	L	н	R ₀ Plus D Plus Cl	R_0 Plus D Plus CI $\rightarrow R_2$ and 0-Register
L	н	н	L	R ₁	R_1 Plus D Plus Cl \rightarrow R_1 and 0-Register
L	н	н	н	R ₁ Plus D Plus Cl	
н	L	L	L	R ₂	D Plus Cl \rightarrow R ₂ and 0-Register
н	L	L	н	D Plus Cl	
н	L	н	L	Ro	D Plus Cl \rightarrow R ₀ and 0-Register
н	L	н	н	D Plus Cl	
н	н	L	L	R ₂	R_2 Plus D Plus CI $\rightarrow R_2$ and 0-Register
н	н	L	н	R ₂ Plus D Plus Cl	
н	н	н	L	R ₁	D Plus CI \rightarrow R ₁ and 0-Register
н	н	н	н	D Plus Cl	

Function Table

H = HIGH Voltage Level


L = LOW Voltage Level



TL/F/9537-4

4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Conunions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Para	meter		54F/74	=	Units	Vcc	Conditions
Symbol	Faia	ineter	Min	Тур	Max	Onits	*CC	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dic	de Voltage			-1.5	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.4 2.4 2.4 2.4 2.4 2.7			v	Min	$\begin{split} I_{OH} &= -0.4 \text{ mA } (\overline{CO}) \\ I_{OH} &= -2 \text{ mA } (X_0 - X_3, \overline{O}_0 - \overline{O}_3) \\ I_{OH} &= -0.4 \text{ mA } (\overline{CO}) \\ I_{OH} &= -5.7 \text{ mA } (X_0 - X_3, \overline{O}_0 - \overline{O}_3) \\ I_{OH} &= -0.4 \text{ mA } (\overline{CO}) \\ I_{OH} &= -5.7 \text{ mA } (X_0 - X_3, \overline{O}_0 - \overline{O}_3) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}	0.5 0.5 0.5 0.5			v	Min	$ \begin{split} & i_{OL} = 4 \text{ mA} (\overline{CO}) \\ & i_{OL} = 8 \text{ mA} (X_0 - X_3, \overline{O}_0 - \overline{O}_3) \\ & i_{OL} = 8 \text{ mA} (\overline{CO}) \\ & i_{OL} = 16 \text{ mA} (X_0 - X_3, \overline{O}_0 - \overline{O}_3) \end{split} $
IIH	Input HIGH Curr	rent			20	μA	Max	V _{IN} = 2.7V
^I B∨I	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Curr	ent			-0.4	mA	Max	$V_{IN} = 0.5V$
lozh	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V (X_0 - X_3, \overline{O}_0 - \overline{O}_3)$
lozl	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V (X_0 - X_3, \overline{O}_0 - \overline{O}_3)$
los	Output Short-Ci	rcuit Current	-30		-100	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} = V _{CC}
Icc	Power Supply C	urrent		90	145	mA	Max	

		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF} $			5	4F	74	١F		
Symbol	Parameter				T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay CP to \overline{O}_n (Note 1)	8.0 5.0	12.0 7.5	21.0 13.0	7.0 4.0	24.0 15.0	7.0 4.0	25.0 15.0	ns	407-
t _{PLH} t _{PHL}	Propagation Delay, $I_0 LOW$ $I_1 - I_3$ to $X_0 - X_3$	9.0 9.5	13.0 14.0	18.0 20.5	7.5 8.0	21.0 25.0	8.0 8.5	20.0 22.0	ns	407-
t _{PLH} t _{PHL}	Propagation Delay, I_0 HIGH I_1-I_3 to X_0-X_3	16.5 11.0	23.5 17.0	33.0 25.0	8.5 6.5	50.0 35.0	14.5 10.0	36.0 27.0	ns	407-1
^t PLH t _{PHL}	Propagation Delay, I_0 LOW CP to X_n	9.0 11.5	13.5 18.0	21.0 24.0	7.0 8.5	24.0 28.0	8.0 10.5	22.5 26.0	ns	407-
t _{PLH} t _{PHL}	Propagation Delay, I ₀ HIGH CP to X _n	18.0 12.5	26.5 20.0	35.0 28.5	16.0 11.5	43.0 36.5	16.0 11.5	37.0 31.0	ns	407-
t _{PLH} t _{PHL}	Propagation Delay $\overline{D_n}$ to X_n	10.5 6.0	15.0 9.0	23.0 14.0	6.5 3.0	29.0 20.5	9.5 5.0	25.0 15.5	ns	407-
tplH tpHL	Propagation Delay Cl to X _n	7.0 5.5	10.5 9.0	16.0 12.0	4.0 4.5	22.0 14.0	6.0 4.5	17.5 13.5	ns	407-
t _{PLH} t _{PHL}	Propagation Delay I ₀ to X _n	4.5 4.5	9.0 10.0	11.5 14.0	4.0 3.0	14.5 19.5	4.0 4.0	13.0 15.5	ns	407-
tplh tphl	Propagation Delay CP to CO	11.0 11.5	19.0 18.5	24.0 27.0	9.0 6.5	33.0 38.0	11.0 11.5	26.0 29.0	ns	407-
^t PLH ^t PHL	Propagation Delay	3.5 4.5	5.5 7.0	8.5 12.0	3.0 3.0	11.0 10.0	3.0 4.0	9.5 13.0	ns	407-
t _{PLH} t _{PHL}	Propagation Delay \overline{D}_n to \overline{CO}	3.5 4.0	5.5 6.5	9.0 11.0	3.0 3.5	10.0 10.0	3.0 3.5	9.5 12.0	ns	407-
t _{PLH} t _{PHL}	Propagation Delay	10.0 11.0	15.0 16.0	22.0 23.0	8.0 6.0	23.0 32.5	9.0 10.0	23.5 25.0	ns	407-
t _{PZH} t _{PZL}	Enable Time EO ₀ to O _n or EO _x to X _n	7.0 6 .0	10.0 9.0	14.5 15.0	4.5 3.5	26.0 16.0	5.5 5.5	17.0 16.5	ns	
tphz tplz	Disable Time \overline{EO}_0 to \overline{O}_n or \overline{EO}_x to X_n	1.5 5.0	4.0 10.0	7.0 14.0	2.0 5.0	9.0 18.0	1.5 4.0	8.0 15.5	ns	

Note 1: The internal clock is generated from CP and EX. The internal Clock is HIGH if EX or CP is HIGH, LOW if EX and CP are LOW.

			74F		5	4F	7	4F		
Symbol	Parameter	T _A = +25℃ V _{CC} = +5.0V C _L = 50 pF			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{cw}	Clock Period	32.0	26.0		36.0		36.0		ns	
t _s (H) t _s (L)	Setup Time, HIGH or LOW I_1-I_3 to Negative-Going CP	4.0 4.0	_		4.5 4.5		4.5 4.5		ns	407-c
t _h (H) t _h (L)	Hold Time, HIGH or LOW I ₁ -I ₃ to Positive-Going CP	0 0			0		0		1.5 407-0	
t _s (H) t _s (L)	Setup Time, HIGH or LOW \overline{D}_n or \overline{C}_1 to Negative-Going CP	16.5 16.5			18.5 18.5		18.5 18.5			
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n or Cl to Negative-Going Clock	0 0			0		0 0		ns	407-c
t _s (H) t _s (L)	Setup Time, HIGH or LOW Cl to Positive-Going CP	13.0 13.0			14.5 14.5		14.5 14.5		ns	407-c
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0			0		0			
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	7.5 7.5			8.5 8.5		8.5 8.5		ns	407-c

National Semiconductor

54F/74F410 Register Stack—16 x 4 RAM TRI-STATE® Output Register

General Description

The 'F410 is a register-oriented high-speed 64-bit Read/ Write Memory organized as 16-words by 4-bits. An edgetriggered 4-bit output register allows new input data to be written while previous data is held. TRI-STATE outputs are provided for maximum versatility. The 'F410 is fully compatible with all TTL families.

Features


- Edge-triggered output register
- Typical access time of 35 ns
- TRI-STATE outputs
- Optimized for register stack operation


Connection Diagrams

- 18-pin package
- 9410 replacement

Ordering Code: See Section 5

Logic Symbols





Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A0-A3	Address Inputs	1.0/1.0	20 µA/−0.6 mA
D0-D3	Data Inputs	1.0/1.0	20 µA/-0.6 mA
CS	Chip Select Input (Active LOW)	1.0/2.0	20 µA/-1.2 mA
ŌĒ	Output Enable Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA
WE	Write Enable Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA
CP	Clock Input (Outputs Change on		-
	LOW-to-HIGH Transition)	1.0/2.0	20 μA/-1.2 mA
Q ₀ -Q ₃	TRI-STATE Outputs	150/40 (33.3)	-3 mÅ/24 mA (20 mA)


Functional Description

Write Operation—When the three control inputs, Write Enable (WE), Chip Select (\overline{CS}), and Clock (CP), are LOW the information on the data inputs (D_0-D_3) is written into the memory location selected by the address inputs (A_0-A_3). If the input data changes while WE, \overline{CS} , and CP are LOW, the contents of the selected memory location follow these changes, provided setup and hold time criteria are met.

Block Diagram

Read Operation—Whenever \overline{CS} is LOW and CP goes from LOW-to-HIGH, the contents of the memory location selected by the address inputs (A₀-A₃) are edge-triggered into the Output Register.

The (\overline{OE}) input controls the output buffers. When \overline{OE} is HIGH the four outputs (Q_0-Q_3) are in a high impedance or OFF state; when \overline{OE} is LOW, the outputs are determined by the state of the Output Register.



TL/F/9538-4

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F	:	Units	Vcc	Conditions
Symbol	Faiai	neter	Min	Тур	Max	Units	*cc	Conditions
VIH	Input HIGH Volta	ige	2.0			v		Recognized as a HIGH Signa
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Diod	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
Iн	Input HIGH Curre	ent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curre Breakdown Test				100	μA	Max	V _{IN} = 7.0V
հլ	Input LOW Curre	ont			-0.6 -1.2	mA	Max	$V_{IN} = 0.5V (A_n, D_n, \overline{OE}, \overline{WE})$ $V_{IN} = 0.5V (\overline{CS}, CP)$
lozh	Output Leakage	Current			50	μA	Max	V _{OUT} ≈ 2.7V
IOZL	Output Leakage	Current			- 50	μA	Max	$V_{OUT} = 0.5V$
los	Output Short-Cire	cuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Lea	akage Current			250	μA	Max	V _{OUT} = V _{CC}
Izz	Bus Drainage Te	st			500	μA	0.0V	$V_{OUT} = V_{CC}$
ICCH	Power Supply Cu	urrent		47	70	mA	Max	V _O = HIGH
ICCL	Power Supply Cu	urrent		47	70	mA	Max	V _O = LOW
Iccz	Power Supply Cu	urrent		47	70	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$		5	4F	7	4F		
Symbol	Parameter				c = Mli 50 pF	$T_A, V_{CC} = Com$ $C_L = 50 pF$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay CP to Q	3.0 3.5	8.5 9.0	2.5 3.0	11.0 12.0	2.5 3.0	9.5 10.0	ns	2–3
^t PZH ^t PZL	Enable Time OE to Q	3.0 3.5	8.0 9.0	2.5 3.0	10.5 13.0	2.5 3.0	9.0 10.0		
t _{PHZ} t _{PLZ}	Disable Time OE to Q	2.5 2.5	6.5 7.0	2.0 2.0	8.5 9.5	2.0 2.0	7.5 8.0	ns	2–5

AC Operating Requirements: See Section 2 for Waveforms

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	7	4F		
Symbol	Parameter			T _A , V _{CC}	; = Mil	T _A , V _{CC}	; = Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
READ MOI	DE								
t _s (H) t _s (L)	Setup Time, HIGH or LOW A _n to CP	15.0 15.0		23 23		17.0 17.0		ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to CP	0 0		0 0		0			2-6
WRITE MC	DE								
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n to WE	0 0		0 0		0		- ns	
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to WE	0 0		0 0		0			2–6
t _s (H) t _s (L)	Setup Time, HIGH or LOW D_n to \overline{WE}	5.0 5.0		8.5 8.5		6.0 6.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW D_n to \overline{WE}	0		2.5 2.5		0		ns	2–6
t _w	WE Pulse Width Required to Write	7.5		9.5		8.5		ns	2-4
t _w	CS Pulse Width Required to Write	7.5		9.5		8.5		ns	2-4
t _w	CP Pulse Width Required to Write	7.5		9.5		8.5		ns	2-4

Note: Military temperature range for this device is -40° C to $+85^{\circ}$ C.

410

National Semiconductor

54F/74F412 Multi-Mode Buffered Latch with TRI-STATE® Outputs

General Description


The-'F412 is an 8-bit latch with TRI-STATE output buffers. Also included is a status flip-flop for providing device-busy or request-interrupt commands. Separate Mode and Select inputs allow data to be stored with the outputs enabled or disabled. The device can also operate in a fully transparent mode. The 'F412 is the functional equivalent of the Intel 8212.

Features


- TRI-STATE outputs
- Status flip-flop for interrupt commands
- Asynchronous or latched receiver modes
- a 300 mil 24-pin slim package

Ordering Code: See Section 5 **Logic Symbols** IEEE/IEC (I/O PORT) ŝ. -21 S2 61 1R2 R2/Z3 STB 2 5 64 405 1C5/EN6 1 EN6 5D 6 🗸 D_n D. D2 ٥, D3 ٥. D, 04 D. 0, De ٥. O, TL/F/9540-4 D2 D₃ D₄ D₅ CLR STR INT C S₁ S2 00 0, 02 03 04 05 06 0, TL/F/9540-1

Connection Diagrams



TL/F/9540-2



		54F/74F					
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}				
00-07	Latch Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)				
$D_0 - D_7$	Data Inputs	1.0/1.0	20 µA/−0.6 mA				
CLR	Clear	1.0/1.0	20 µA/ - 0.6 mA				
STB	Strobe	1.0/1.0	20 µA/ - 0.6 mA				
INT	Interrupt	50/33.3	-1 mA/20 mA				
м	Mode Control Input	1.0/1.0	20 µA/−0.6 mA				
5 ₁ , S ₂	Select Inputs	1.0/1.0	20 µA/−0.6 mA				

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Functional Description

This high-performance eight-bit parallel expandable buffer register incorporates package and mode selection inputs and an edge-triggered status flip-flop designed specifically for implementing bus-organized input/output ports. The TRI-STATE data outputs can be connected to a common data bus and controlled from the appropriate select inputs to receive or transmit data. An integral status flip-flop provides busy or request interrupt commands.

The eight data latches are fully transparent when the internal gate enable, G, input is HIGH and the outputs are enabled. Latch transparency is selected by the mode control (M), select (\overline{S}_1 and S_2), and the strobe (STB) inputs and during transparency each data output (O_n) follows its respective data input (D_n). This mode of operation can be terminated by clearing, de-selecting, or holding the data latches.

An input mode or an output mode is selectable from the M input. In the input mode, M = L, the eight data latch inputs are enabled when the strobe is HIGH regardless of device selection. If selected during an input mode, the outputs will follow the data inputs. When the strobe input is taken LOW, the latches will store the most-recently setup data.

In the output mode, M=H, the output buffers are enabled regardless of any other control input. During the output mode the content of the register is under control of the select (\overline{S}_1 and S_2) inputs.

Data Latches Function Table

Function	CLR	м	 5₁	S ₂	STB	Data in	Data Out
Clear	L	н	н	х	х	x	L
	L	L	L	н	L	x	L
De-Select	x	L	x	L	х	x	z
	X	L	н	x	х	x	Z
Hold	н	н	н	L	Х	×	Q ₀
	н	L	L	н	L	×	Q ₀
Data Bus	н	н	L	н	x	L	L
	н	н	L	н	Х	н	н
Data Bus	н	L	L	н	н	L	L
	н	L _	L	н	н	н	н

Status Flip-Flop Function Table


CLR	S ₁	S ₂	STB	ĪNT
L	н	x	х	н
L	x	L	x	н
) н	x	х	~	L
н	L	н	Х	L

н	= HIGH Voltage Level	

L = LOW Voltage Level

X = Immaterial

- Z = High Impedance
- LOW-to-HIGH Clock Transition



TL/F/9540-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions
Symbol	Fara	meter	Min	Тур	Max	Onits	*CC	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Sigr
V _{IL}	Input LOW Volt	age			0.8	V		Recognized as a LOW Sign
V _{CD}	Input Clamp Dic	ode Voltage			-1.2	v	Min	l _{IN} ≕ −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA } (\overline{INT}) \\ I_{OH} &= -3 \text{ mA } (O_n) \\ I_{OH} &= -1 \text{ mA } (\overline{INT}) \\ I_{OH} &= -3 \text{ mA } (O_n) \\ I_{OH} &= -1 \text{ mA } (\overline{INT}) \\ I_{OH} &= -3 \text{ mA } (O_n) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
IIH	Input HIGH Cur	rent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curr	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
lozн	Output Leakage	Current			50	μA	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage	Current			-50	μA	Max	V _{OUT} = 0.5V
los	Output Short-Ci	rcuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
lzz	Bus Drainage T	est			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
Iссн	Power Supply C	urrent		33	50	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		40	60	mA	Max	V _O = LOW
ccz	Power Supply C	urrent		40	60	mA	Max	$V_{O} = HIGH Z$

		74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			54F T _A , V _{CC} = MII C _L = 50 pF		7	4F		l
Symbol	Parameter						T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max]	
telh tehl	Propagation Delay D _n to O _n	3.5 2.5	6.5 5.0	8.5 6.5	3.0 2.0	11.5 8.5	3.0 2.0	9.5 7.5	ns	2-3
telh tehl	Propagation Delay \overline{S}_1 , S ₂ or STB to O _n	8.5 7.5	14.5 12.5	18.5 16.0	6.5 6.0	23.0 19.0	7.5 6.5	20.5 17.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay \overline{S}_1 or S_2 to \overline{INT}	4.5 4.5	7.5 8.0	9.5 10.5	3.5 3.5	12.0 12.5	4.0 4.0	10.5 11.5	ns	2-3
t _{PHL}	Propagation Delay CLR to O _n	7.5	12.5	16.0	5.5	18.5	6.5	17.5	ns	2-:
t _{PHL}	Propagation Delay STB to INT	6.5	11.0	14.0	5.5	17.5	5.5	15.0	ns	2-:
t _{PZH} t _{PZL}	Access Time, HIGH or LOW \overline{S}_1 to O_n	8.0 6.5	12.5 11.0	18.0 14.0	6.5 5.5	20.0 18.0	7.0 5.5	19.0 15.0	ns	2-5
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW \overline{S}_1 to O _n	4.5 6.5	8.0 11.0	10.5 14.0	4.0 5.5	14.5 17.0	4.0 5.5	11.5 15.0		
t _{PZH} t _{PZL}	Access Time, HIGH or LOW S_2 to O_n	7.5 5.0	12.5 9.0	16.0 11.5	6.5 4.0	18.5 15.5	6.5 4.5	17.5 12.5	ns	2-
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW S_2 to O_n	4.5 5.5	7.5 9.5	9.5 12.0	3.5 4.5	12.5 14.5	4.0 4.5	10.5 13.0		
t _{PZH} t _{PZL}	Access Time, HIGH or LOW M to On	5.0 5.0	8.5 8.5	11.0 11.0	4.5 4.0	16.0 15.0	4.5 4.5	12.0 12.0	- ns	2-
t _{PHZ} t _{PLZ}	Disable Time, HIGH or LOW M to On	4.0 5.0	7.0 8.5	9.0 11.0	3.5 4.5	11.5 14.0	3.5 4.5	10.0 12.0	15	2-

AC Operating Requirements: See Section 2 for Waveforms

412

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	7	4F		
Symbol	Parameter			T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Mín	Max		
t _s (H)	Setup Time, HIGH or LOW	0		2.0		1.0			
t _s (L)	D _n to Ŝ₁, S₂ or S⊤B	0		2.0		1.0		ns	2-6
t _h (H)	Hold Time	8.0		10.0		9.0			
t _h (L)	D_n to \overline{S}_1 , S_2 or STB	8.0		10.0		9.0			
t _w (H)	S ₁ , S ₂ or STB	8.0		11.0		9.0			2-4
t _w (L)	Pulse Width, HIGH or LOW	8.0		11.0		9.0		ns	2-4
t _w (L)	CLR Pulse Width, LOW	8.0		11.5		9.0		ns	2-4

4-358

National Semiconductor

54F/74F413 64 x 4 First-In First-Out Buffer Memory with Parallel I/O

General Description


The 'F413 is an expandable fall-through type high-speed First-In First-Out (FIFO) buffer memory organized as 64 words by four bits. The 4-bit input and output registers record and transmit, respectively, asynchronous data in parallel form. Control pins on the input and output allow for handshaking and expansion. The 4-bit wide, 62-bit deep fallthrough stack has self-contained control logic.


Features


- Separate input and output clocks
- Parallel input and cutput
- Expandable without external logic
 - 15 MHz data rate
 - Supply current 160 mA max

Ordering Code: See Section 5

Logic Symbol







Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	4F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D0-D3	Data Inputs	1.0/0.667	20 µA/-0.4 mA
O ₀ -O ₃	Data Outputs	50/13.3	-1 mA/8 mA
IR	Input Ready	1.0/0.667	20 µA/−0.4 mA
SI	Shift In	· 1.0/0.667	20 µA/-0.4 mA
SO	Shift Out	1.0/0.667	20 µA/ - 0.4 mA
OR	Output Ready	1.0/0.667	20 µA/-0.4 mA
MR	Master Reset	1.0/0.667	20 µA/-0.4 mA

x

TL/F/9541-3

Functional Description

Data Input-Data is entered into the FIFO on D0-D3 inputs. To enter data the Input Ready (IR) should be HIGH, indicating that the first location is ready to accept data. Data then present at the four data inputs is entered into the first location when the Shift In (SI) is brought HIGH. An SI HIGH signal causes the IR to go LOW. Data remains at the first location until SI is brought LOW. When SI is brought LOW and the FIFO is not full. IR will go HIGH, indicating that more room is available. Simultaneously, data will propagate to the second location and continue shifting until it reaches the output stage or a full location. If the memory is full, IR will remain LOW.


Data Transfer-Once data is entered into the second cell. the transfer of any full cell to the adjacent (downstream) empty cell is automatic, activated by an on-chip control. Thus data will stack up at the end of the device while empty locations will "bubble" to the front. The tPT parameter defines the time required for the first data to travel from input to the output of a previously empty device.

Data Output-Data is read from the O₀-O₃ outputs. When data is shifted to the output stage, Output Ready (OR) goes HIGH, indicating the presence of valid data. When the OR is HIGH, data may be shifted out by bringing the Shift Out (SO) HIGH. A HIGH signal at SO causes the OR to go LOW. Valid data is maintained while the SO is HIGH. When SO is brought LOW, the upstream data, provided that stage has valid data, is shifted to the output stage. When new valid data is shifted to the output stage, OR goes HIGH. If the FIFO is emptied, OR stays LOW, and O₀-O₃ remains as before, i.e., data does not change if FIFO is empty.

Input Ready and Output Ready may also be used as status signals indicating that the FIFO is completely full (Input Ready stays LOW for at least tpt) or completely empty (Output Ready stays LOW for at least tpt).

SI

Block Diagram



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Doro	meter		54F/74F	:	Units	Vcc	Conditions
Symbol	r al a	merei	Min	Тур	Max	Onits	VCC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.5	v	Min	l _{IN} =18 mA
V _{OH}	Output HIGH Voitage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.4 2.4 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 8 mA l _{OL} = 8 mA
lн	Input HIGH Curre	ent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curre Breakdown Test				100	μΑ	Мах	V _{IN} = 7.0V
l _{íL}	Input LOW Curre	ent			-0.4	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-20		-130	mA	Max	V _{OUT} = 0V
ICEX	Output HiGH Lea	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
Іссн	Power Supply C	urrent		115	160	mA	Max	V _O = HIGH

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Shift In Rate	10			8.0		10		MHz	2-1
f _{max}	Shift Out Rate	10			8.0		10		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay Shift In to IR	1.5 1.5		44.0 31.0	1.5 1.5	50.0 37.0	1.5 1.5	48.0 35.0	ns	2-3
tplh tphl	Propagation Delay Shift Out to OR	1.5 1.5		52.0 31.0	1.5 1.5	57.0 37.0	1.5 1.5	55.0 35.0	ns	23
t _{PLH}	Propagation Delay Output Data Delay	1.5 1.5		46.0 34.0	1.5 1.5	52.0 39.0	1.5 1.5	50.0 37.0	ns	2-3
t _{PLH}	Propagation Delay Master Reset to IR	1.5		27.0	1.5	33.0	1.5	31.0	ns	2-3
t _{PLH}	Propagation Delay Master Reset to OR	1.5		30.0	1.5	34.0	1.5	32.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	IF	54	F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC}	= Mil	$\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{C}\mathbf{C}} = \mathbf{Com}$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to SI	1.0 1.0		1.0 1.0		1.0 1.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to SI	10.0 10.0		10.0 10.0		10.0 10.0			2-0
t _w (H) t _w (L)	Shift In Pulse Width HIGH or LOW	5.0 10.0		5.0 10.0		5.0 10.0	-	ns	2-4
t _w (H) t _w (L)	Shift Out Pulse Width HIGH or LOW	7.5 10.0		8.5 10.0		7.5 10.0			2-4
t _w (H)	Input Ready Pulse Width, HIGH	7.5		8.5		7.5		ns	2-4
t _w (L)	Output Ready Pulse Width, LOW	5.0		5.0		5.0		ns	2-4
t _w (L)	Master Reset Pulse Width, LOW	10.0		10.0		10.0		ns	2-4
t _{rec}	Recovery Time, MR to SI	32.0		35.0		35.0		ns	2-6
t _{PT}	Data Throughput Time		0.9		1.0		1.0	μs	




54F/74F420 Parallel Check Bit/Syndrome Bit Generator

General Description

The 'F420 is a parallel check bit/syndrome bit generator. The 'F420 utilizes a modified hamming code to generate 7 check bits from a 32-bit dataword, in 15 ns, when operated in the check bit generate mode. When operated in the syndrome generate mode, the check bits and data bits

read from memory are utilized in a parity summer to generate syndrome bits upon error detection. The maximum error count detectable is 2. A single error detect can occur in 18 ns; a double error detect in 22 ns. The syndrome bit generation can be output in 15 ns (maximum).



TL/F/9542-3

Δ


420

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
C0-C6	Check Bit/Syndrome Bus Inputs/	3.5/1.083	70 μA/−0.65 mA			
	Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)			
D0-D31	Data Bit Bus	1.0/1.0	20 µA/−0.6 mA			
CB	Check Bit Control	1.0/1.0	20 µA/-0.6 mA			
DEF	Double Error Flag	50/33.3	-1 mA/20 mA			
SEF	Single Error Flag	50/33.3	-1 mA/20 mA			
S ₀ , S ₁	Mode Control	1.0/1.0	20 µA/−0.6 mA			

	Function Table												
Memory Cycle	Function	ction Control S ₁ S ₀		Check Bit	CB Control I/O	Error Flags SEF DEI							
Write	Generate Check Bits	L	L	Output Check	L	н	н						
Read	Read & Flag	н	L	Input	н	Ena	bled						
Read	Latch Check Bits	н	н	Inputs	н	Ena	bled						
Read	Output Syndrome Bits	н	н	Output Syndrome Bits	L	Ena	bled						
Diagnostics	Input Diagnostic Data Word	н	н	Latched Check Outputs High-Z	н	Ena	bled						
Diagnostics Input Diagnostic Data Word Diagnostics Input Diagnostic Data Word		L	н	Output Latched Check Bits	L	Ena	bled						
		н	н	Output Syndrome Bits	L	Ena	bled						

Block Diagram



TL/F/9542-4

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions
Symbol	Faia		Min	Тур	Max	Units	▼CC	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	Input LOW Volta	age			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Dic	de Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}, D_n, CB, S_0, S_1$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA (All Outputs)} \\ I_{OH} &= -3 \text{ mA } (C_0 - C_6) \\ I_{OH} &= -1 \text{ mA (All Outputs)} \\ I_{OH} &= -3 \text{ mA } (C_0 - C_6) \\ I_{OH} &= -1 \text{ mA (All Outputs)} \\ I_{OH} &= -3 \text{ mA } (C_0 - C_6) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ (All Outputs) $I_{OL} = 20 \text{ mA}$ (DEF, SEF) $I_{OL} = 24 \text{ mA}$ (C ₀ -C ₆)
liH	Input HIGH Curr	rent			20	μA	Max	$V_{IN} = 2.7V (D_n, CB, S_0, S_1)$
IBVI	Input HIGH Curr Breakdown Tes				100	μΑ	Max	$V_{IN} = 7.0V (D_n, CB, S_0, S_1)$
IBVIT	Input HIGH Curr Breakdown Tes				1.0	mA	Max	$V_{\rm IN} = 5.5V (C_0 - C_6)$
IIL	Input LOW Curr	ent			-0.6	mA	Max	$V_{IN} = 0.5V (D_n, CB, S_0, S_1)$
IIH + IOZH	Output Leakage	Current			70	μA	Max	$V_{OUT} = 2.7V (C_0 - C_6)$
IIL + IOZL	Output Leakage	Current			-650	μA	Max	$V_{OUT} = 0.5V (C_0 - C_6)$
los	Output Short-Ci	rcuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	eakage Current			250	μΑ	Max	V _{OUT} = V _{CC}
lzz	Bus Drainage T	est			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
Іссн	Power Supply C	urrent			130	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent			130	mA	Max	V _O = LOW
ICCZ	Power Supply C	urrent			130	mA	Max	V _O = HIGH Z


AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

420

			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mil C _L = 50 pF		$T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{pF}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay D _n to C _n	5.0 5.0		20.0 17.0			5.0 5.0	22.0 19.0	ns	420-a, b
t _{PLH} t _{PHL}	Propagation Delay D_n/C_n to SEF	5.0 4.0		20.0 16.0			5.0 4.0	22.0 18.0	ns	420-Ь
t _{PLH} t _{PHL}	Propagation Delay D_n/C_n to DEF	6.0 5.0		24.0 21.0			6.0 5.0	26.0 22.0	ns	420-b
t _{PLH} t _{PHL}	Propagation Delay S1 to C _n	4.0 3.0		18.0 13.0			4.0 3.0	19.0 14.0	ns	420-a, b
t _{PLH} t _{PHL}	Propagation Delay S1 to SEF/DEF	4.0 3.0	_	14.0 9.0			4.0 3.0	15.0 10.0	ns	420-Ь
t _{PZH} t _{PZL}	Output Enable Time	2.0 2.0		12.0 11.0			2.0 2.0	13.0 12.0	ne	
t _{PHZ} t _{PLZ}	Output Disable Time	1.0 1.0		7.5 7.5			1.0 1.0	8.0 8.0	ns	

AC Operating Requirements: See Section 2 for Waveforms

			ŧF	54	F	74F			
Symbol	Parameter		+ 25°C + 5.0V	T _A , V _{CC}	; = Mil	T _A , V _{CC}	; = Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW C_n to S_0	5.0 5.0	_			5.0 5.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW C_n to S_0	5.0 5.0				5.0 5.0		ns	2-6
t _w (L)	Clock Pulse Width LOW	8.0				8.0		ns	2-4



National Semiconductor

54F/74F432 Multi-Mode Buffered Latch with TRI-STATE® Outputs

Features

TRI-STATE inverting outputs

Supply current 43 mA typ

24-pin slim package

Status flip-flop for interrupt commands

Asynchronous or latched receiver modes

Data to output propagation delay typically 8.5 ns

General Description

The 'F432 is an 8-bit latch with TRI-STATE output buffers and control and device selection logic. Also included is a status flip-flop for providing device-busy or request-interrupt commands. Separate Mode and Select inputs allow data to be stored with the outputs enabled or disabled. The device can also operate in a fully transparent mode.


The 'F432 is the functional equivalent of the Intel 8212, but with inverting outputs.

Ordering Code: See Section 5

Logic Symbols

D.

Connection Diagrams Pin Assignment for DIP, SOIC and Flatpak Do Da Da Da Da $\begin{array}{c} \mathsf{D}_3 \ \overline{\mathsf{O}}_2 \ \mathsf{D}_2 \ \mathsf{NC} \ \overline{\mathsf{O}}_1 \ \mathsf{D}_1 \ \overline{\mathsf{O}}_0 \\ \hline 11 \ 10 \ 9 \ 8 \ 7 \ 6 \ 8 \end{array}$ INT ŝ 24 Vcc 23 - ÍNT Μ-2 Do 3 22 ·D7 ō_o 21 -ō, 4 Dı 5 20 -D₆ TL/F/9543-1 ō 19 Õß D₂ 18 -D5 ō2 я 17 - Õ5 03 ĝ 16 -D₄ - ≥1 -ō₄ ō3 10 15 19 20 21 22 23 24 25 D4 05 D5 NC 06 D6 07 G1 STB-11 - CLR 14 ĪNT -S2 GND 12 13 TL/F/9543-2



Pin Assignment

for LCC and PCC

TL/F/9543-3

Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D ₀ −D ₇ 0 ₀ −0 ₇ S ₁ ,−S ₂ ,	Data Inputs Latch Outputs Select Inputs	1.0/1.0 150/40 (33.3) 1.0/1.0	20 μA/ – 0.6 mA – 3 mA/24 mA (20 mA) 20 μA/ – 0.6 mA
M STB	Mode Control Input Strobe	1.0/1.0 1.0/1.0	20 μA/ – 0.6 mA 20 μA/ – 0.6 mA
	Interrupt	50/33.3	-1 mA/20 mA
CLR	Clear	1.0/1.0	20 µA/ − 0.6 mA

Functional Description

This high-performance eight-bit parallel expandable buffer register incorporates package and mode selection inputs and an edge-triggered status flip-flop designed specifically for implementing bus-organized input/output ports. The TRI-STATE data outputs can be connected to a common data bus and controlled from the appropriate select inputs to receive or transmit data. An integral status flip-flop provides busy or request interrupt commands.

The eight data latches are fully transparent when the internal gate enable, G, input is HIGH and the outputs are enabled. Latch transparency is selected by the mode control (M), select (\overline{S}_1 and S_2), and the strobe (STB) inputs and during transparency each data output (\overline{O}_n) follows its respective data input (D_n). This mode of operation can be

terminated by clearing, de-selecting, or holding the data latches. See Data Latches Function Table.

An input mode or an output mode is selectable from this single input line. In the input mode, M = L, the eight data latch inputs are enabled when the strobe is HIGH regardless of device selection. If selected during an input mode, the outputs will follow the data inputs. When the strobe input is taken LOW the latches will store the most recently setup data.

In the output mode, M = H, the output buffers are enabled regardless of any other control input. During the output mode the content of the register is under control of the select (\overline{S}_1 and S_2) inputs. See Data Latches Function Table.

Function	CLR	м		S ₂	STB	Data In	Data Out			
Clear	L	н	н	х	х	x	н			
	L	L	L	н	L	x	н			
De-select	X	L	x	L	х	x	z			
	x	L	н	х	х	x	z			
Hold	н	н	н	L	х	х	\overline{Q}_0			
	н	L	L	н	L	x	Ω ₀ Ω ₀			
Data Bus	н	н	L	н	х	L	н			
	н	н	L	н	х	н	L			
Data Bus	н	L		н	н	L	н			
	н	L	L	н	Н	н	L			

Data Latches Function Table

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Z = High Impedance

Status Flip-Flop Function Table

CLR		S ₂	STB	INT
L	н	х	х	н
L	х	L	х	н
н	х	х	~	L
н	L	н	Х	L

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to $+7.0V$
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parameter			54F/74I	=	Units	Vcc	Conditions	
Symbol	Fara	meter	Min	Тур	Max	Units	VCC	Conditions	
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signal	
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			- 1.2	v	Min	$I_{\rm IN} = -18 {\rm mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	
ſн	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Мах	V _{IN} = 7.0V	
I _{BVIT}	Input HIGH Curr Breakdown Test				1.0	mA	Мах	V _{IN} = 5.5V	
կլ	Input LOW Curre	ent			-0.6	mA	Max	V _{IN} = 0.5V	
I _{OZH}	Output Leakage	Current			50	μΑ	Max	V _{OUT} = 2.7V	
lozl	Output Leakage	Current			- 50	μA	Max	$V_{OUT} = 0.5V$	
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	$V_{OUT} = 0V$	
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$	
I _{ZZ}	Bus Drainage Te	əst			500	μΑ	0.0V	V _{OUT} = V _{CC}	
ССН	Power Supply C	urrent		50	65	mA	Max	V _O = HIGH	
ICCL	Power Supply Cu	urrent		50	65	mA	Max	V _O = LOW	
Iccz	Power Supply Cu	urrent		50	65	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			T _A , V _{CC} = Mil C _L = 50 pF		$T_{A}, V_{CC} = Com$ $C_{L} = 50 pF$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay D_n to \overline{O}_n	3.5 2.5	8.5 5.5	10.5 7.0			3.0 3.0	12.0 12.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay \overline{S}_1 , S ₂ or STB to \overline{O}_n	8.5 6.5	16.0 12.5	21.0 16.0			7.5 5.5	23.0 18.0	ns	2-3
t _{PHL}	Propagation Delay \overline{CLR} to \overline{O}_n	7.0	15.0	18.5			6.0	20.5	ns	2-3
^t PHL	Propagation Delay STB to INT	6.0	11.5	14.5			5.0	16.0	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay \overline{S}_1 to \overline{INT}	4.0 5.5	7.5 7.5	9.5 12.0			3.5 5.5	10.5 13.0	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay S ₂ to INT	4.0 4.5	7.5 7.5	9.5 9.5			3.5 4.5	10.5 10.5	ns	2-
t _{PLH} t _{PHL}	Propagation Delay M to \overline{O}_n	9.0 6.5	15.0 11.0	19.0 14.0			9.0 6.5	20.0 15.0	ns	2-
tpzH tpzL	Enable Time M to O _n	6.0 6.0	8.5 8.5	14.0 13.0			6.0 6.0	15.0 14.5	ns	2-
t _{PHZ}	Disable Time M to O _n	4.5 5.5	6.5 9.5	9.5 12.0			4.5 5.5	10.5 13.0	ns	2-
^t PZH t _{PZL}	Enable Time S ₁ , S ₂ to O _n	4.5 5.0	13.0 11.0	18.0 15.0			4.0 4.0	20.0 17.0	ns	2-
t _{PHZ} tPLZ	Disable Time S ₁ , S ₂ to O _n	4.0 5.0	8.0 11.0	11.0 15.5			3.5 4.0	12.5 17.5		2-

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74	4F		
Symbol	Parameter			T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW \overline{S}_1 to D_n	0 0				0		– ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW \overline{S}_1 to D_n	11.0 8.5				12.5 9.5			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW S_2 to D_n	0 0				0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW S_2 to D_n	9.0 7.0				9.0 7.0		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW STB to D _n	0 0				0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW STB to D _n	13.0 10.0				13.0 10.0		ns	2-6
t _w (H) t _w (L)	STB Pulse Width HIGH or LOW	5.0 5.0				5.0 5.0		ns	2-4
t _w (L)	CLR Pulse Width, LOW	10.0				10.0		ns	2-4
t _w (H) t _w (L)	S ₁ Pulse Width HIGH or LOW	9.0 7.0				9.0 7.0		ns	2-4
t _w (H) t _w (L)	S ₂ Pulse Width HIGH or LOW	7.0 9.0				7.0 9.0		ns	2-4

National Semiconductor

54F/74F433 First-In First-Out (FIFO) Buffer Memory

General Description

133


The 'F433 is an expandable fall-through type high-speed first-in first-out (FIFO) buffer memory that is optimized for high-speed disk or tape controller and communication buffer applications. It is organized as 64 words by 4 bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 'F433 has TRI-STATE® outputs that provide added versatility, and is fully compatible with all TTL families.

Ordering Code: See Section 5

Features

- Serial or parallel input
- Serial or parallel output
- Expandable without additional logic
- TRI-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package
- 9423 replacement



Unit Load	Unit Loading/Fan Out: See Section 2 for U.L. definitions									
		54F/74F								
Pin Names			Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}							
PL	Parailel Load Input	1.0/0.66	20 μA/400 μA							
CPSI	Serial Input Clock	1.0/0.66	20 µA/400 µA							
IES	Serial Input Enable	1.0/0.66	20 µA/400 µA							
TTS	Transfer to Stack Input	1.0/0.66	20 µA/400 µA							
MR	Master Reset	1.0/0.66	20 µA/400 µA							
OES	Serial Output Enable	1.0/0.66	20 µA/400 µA							
TOP	Transfer Out Parallel	1.0/0.66	20 µA/400 µA							
TOS	Transfer Out Serial	1.0/0.66	20 µA/400 µA							
CPSO	Serial Output Clock	1.0/0.66	20 µA/400 µA							
ŌE	Output Enable	1.0/0.66	20 µA/400 µA							
D ₀ -D ₃	Parallel Data Inputs	1.0/0.66	20 µA/400 µA							
Ds	Serial Data Input	1.0/0.66	20 µA/400 µA							
$Q_0 - Q_3$	Parallel Data Outputs	285/10	5.7 mA/16 mA							
	Serial Data Output	285/10	5.7 μA/16 mA							
	Input Register Full	20/5	400 µA/8 mA							
ORE	Output Register Empty	20/5	400 µA/8 mA							

Functional Description

As shown in the block diagram, the 'F433 consists of three sections:

- An Input Register with parallel and serial data inputs, as well as control inputs and outputs for input handshaking and expansion.
- 2. A 4-bit-wide, 62-word-deep fall-through stack with selfcontained control logic.
- An Output Register with parallel and serial data outputs, as well as control inputs and outputs for output handshaking and expansion.

These three sections operate asynchronously and are virtually independent of one another.

Input Register (Data Entry)


The Input Register can receive data in either bit-serial or 4-bit parallel form. It stores this data until it is sent to the fallthrough stack, and also generates the necessary status and control signals.

This 5-bit register (see *Figure 1*) is initialized by setting flipflop F_3 and resetting the other flip-flops. The \overline{G} -output of the last flip-flop (FC) is brought out as the Input Register Full (IRF) signal. After initialization, this output is HIGH.

Parallel Entry—A HIGH on the Parallel Load (PL) input loads the D_0-D_3 inputs into the F_0-F_3 flip-flops and sets the FC flip-flop. This forces the IRF output LOW, indicating that the input register is full. During parallel entry, the Serial Input Clock (\overline{CPSI}) input must be LOW.

Serial Entry—Data on the Serial Data (D_S) input is serially entered into the shift register (F_3 , F_2 , F_1 , F_0 , FC) on each HIGH-to-LOW transition of the CPSI input when the Serial Input Enable (\overline{IES}) signal is LOW. During serial entry, the PL input should be LOW. After the fourth clock transition, the four data bits are located in flip-flops F_0 - F_3 . The FC flip-flop is set, forcing the IRF output LOW and internally inhibiting CPSI pulses from affecting the register. *Figure 2* illustrates the final positions in an 'F433 resulting from a 256-bit serial bit train (B₀ is the first bit, B₂₅₅ the last).

Block Diagram



33




FIGURE 1. Conceptual Input Section




FIGURE 2. Final Positions in an 'F433 Resulting from a 256-Bit Serial Train

Fail-Through Stack—The outputs of flip-flops F_0-F_3 feed the stack. A LOW level on the Transfer to Stack (TTS) input initiates a fall-through action; if the top location of the stack is empty, data is loaded into the stack and the input register is reinitialized. (Note that this initialization is delayed until PL is LOW). Thus, automatic FIFO action is achieved by connecting the IRF output to the TTS input.

An RS-type flip-flop (the initialization flip-flop) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack even though $\overline{\rm IRF}$ and $\overline{\rm TTS}$ may still be LOW; the initialization flip-flop is not cleared until PL goes LOW.

Once in the stack, data falls through automatically, pausing only when it is necessary to wait for an empty next location. In the 'F433, the master reset ($\overline{\text{MR}}$) input only initializes the stack control section and does not clear the data.

Output Register

The Output Register (see *Figure 3*) receives 4-bit data words from the bottom stack location, stores them, and outputs data on a TRI-STATE, 4-bit parallel data bus or on a TRI-STATE serial data bus. The output section generates and receives the necessary status and control signals.

Parallel Extraction—When the FIFO is empty after a LOW pulse is applied to the MR input, the Output Register Empty (\overline{ORE}) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the output register, if the Transfer Out Parallel (TOP) input is HIGH. As a result of the data transfer, \overline{ORE} goes HIGH, indicating valid data on the data outputs (provided that the TRI-STATE buffer is enabled). The TOP input can then be used to clock out the next word.

When TOP goes LOW, ORE also goes LOW, indicating that the output data has been extracted; however, the data itself remains on the output bus until a HIGH level on TOP permits the transfer of the next word (if available) into the output register. During parallel data extraction, the serial output clock (CPSO) line should be LOW. The Transfer Out Serial (TOS) line should be grounded for single-slice operation or connected to the appropriate ORE line for expanded operation (refer to the 'Expansion' section).

The TOP signal is not edge-triggered. Therefore, if TOP goes HIGH before data is available from the stack but data becomes available before TOP again goes LOW, that data is transferred into the output register. However, internal

control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack, OHE remains LOW, indicating that there is no valid data at the outputs.

Serial Extraction—When the FIFO is empty after a LOW is applied to the MR input, the \overline{ORE} output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the output register, if the \overline{TOS} input is LOW and TOP is HIGH. As a result of the data transfer, \overline{ORE} goes HIGH, indicating that valid data is in the register.

The TRI-STATE Serial Data Output (Q_S) is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of \overrightarrow{CPSO} . To prevent false shifting, \overrightarrow{CPSO} should be LOW when the

new word is being loaded into the output register. The fourth transition empties the shift register, forces ORE LOW, and disables the serial output, Qs. For serial operation, the ORE output may be tied to the TOS input, requesting a new word from the stack as soon as the previous one has been shifted out.

Expansion

Vertical Expansion—The 'F433 may be vertically expanded, without external components, to store more words. The interconnections necessary to form a 190-word by 4-bit FIFO are shown in *Figure 4*. Using the same technique, any FIFO of (63n + 1)-words by 4-bits can be configured, where n is the number of devices. Note that expansion does not sacrifice any of the 'F433 flexibility for serial/parallel input and output.





FIGURE 3. Conceptual Output Section

ta



Horizontal Expansion—The 'F433 can be horizontally expanded, without external logic, to store long words (in multiples of 4-bits). The interconnections necessary to form a 64-word by 12-bit FIFO are shown in *Figure 5*. Using the same technique, any FIFO of 64-words by 4n-bits can be constructed, where n is the number of devices.

The right-most (most significant) device is connected to the TTS inputs of all devices. Similarly, the ORE output of the most significant device is connected to the TOS inputs of all devices. As in the vertical expansion scheme, horizontal expansion does not sacrifice any of the 'F433 flexibility for serial/parallel input and output.

It should be noted that the horizontal expansion scheme shown in *Figure 5* exacts a penalty in speed.

Horizontal and Vertical Expansion—The 'F433 can be expanded in both the horizontal and vertical directions without any external components and without sacrificing any of its FIFO flexibility for serial/parallel input and output. The interconnections necessary to form a 127-word by 16-bit FIFO are shown in *Figure 6*. Using the same technique, any FIFO of (63m + 1)-words by 4n-bits can be configured, where m is the number of devices in a column and n is the number of devices in a column and n is the number of devices in a row. *Figures 7* and ϑ illustrate the timing diagrams for serial data entry and extraction for the FIFO shown in *Figure 6*. *Figure 9* illustrates the final positions of bits in an expanded 'F433 FIFO resulting from a 2032-bit serial bit train.


Interlocking Circuitry—Most conventional FIFO designs provide status signal analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit-to-unit operating speed require external gating to ensure that all devices have completed an operation. The 'F433 incorporates simple but effective 'master/slave' interlocking circuitry to eliminate the need for external gating. In the 'F433 array of *Figure 6*, devices 1 and 5 are the row masters; the other devices are slaves to the master in their rows. No slave in a given row initializes its input register until it has received a LOW on its IES input from a row master or a slave of higher priority.

Similarly, the \overrightarrow{ORE} outputs of slaves do not go HIGH until their inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the \overrightarrow{IRF} output of the final slave in that row goes HIGH and that output data for the array may be extracted when the \overrightarrow{ORE} output of the final slave in the output row goes HIGH.

The row master is established by connecting its $\overline{\text{IES}}$ input to ground, while a slave receives its $\overline{\text{IES}}$ input from the $\overline{\text{IRF}}$ output of the next-higher priority device. When an array of 'F433 FIFOs is initialized with a HIGH on the MR inputs of all devices, the $\overline{\text{IRF}}$ outputs of all devices are HIGH. Thus, only the row master receives a LOW on the $\overline{\text{IES}}$ input during initialization.

Figure 10 is a conceptual logic diagram of the internal circuitry that determines master/slave operation. When \overline{MR} and \overline{IS} are LOW, the master latch is set. When \overline{TTS} goes LOW, the initialization flip-flop is set. If the master latch is HIGH, the input register is immediately initialized and the initialization flip-flop reset. If the master latch is reset, the input register is not initialized until \overline{IES} goes LOW. In array operation, activating \overline{TTS} initiates a ripple input register initialized in the row master to the last slave.


A similar operation takes place for the output register. Either a $\overline{\text{TOS}}$ or TOP input initiates a load-from-stack operation and sets the $\overline{\text{ORE}}$ request flip-flop. If the master latch is set, the last output register flip-flop is set and the $\overline{\text{ORE}}$ line goes HIGH. If the master latch is reset, the $\overline{\text{ORE}}$ output is LOW until a Serial Output Enable ($\overline{\text{OES}}$) input is received.




TL/F/9544-9

433

Functional Description (Continued)





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V


Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Symbol				Тур	Max		•00	Conditions	
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	>		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.5	v	Min	l _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.4 2.4 2.7 2.7			~	Min	$\begin{split} &I_{OH} = 400 \; \mu A \; (\overline{ORE}, \overline{IRF}) \\ &I_{OH} = 5.7 \; m A \; (Q_n, Q_s) \\ &I_{OH} = 400 \; \mu A \; (\overline{ORE}, \overline{IRF}) \\ &I_{OH} = 5.7 \; m A \; (Q_n, Q_s) \\ &I_{OH} = 400 \; \mu A \; (\overline{ORE}, \overline{IRF}) \\ &I_{OH} = 5.7 \; m A \; (Q_n, Q_s) \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.50 0.50	v	Min	$I_{OL} = 8 \text{ mA} (\overline{ORE}, \overline{IRF})$ $I_{OL} = 16 \text{ mA} (Q_n, Q_s)$	
Чн	Input HIGH Current				20	μA	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
۱ _{۱L}	Input LOW Current				-0.4	mA	Max	V _{IN} = 0.5V	
lozн	Output Leakage Current				50	μA	Max	$V_{OUT} = 2.7 V (Q_n, Q_s)$	
lozL	Output Leakage Current				-50	μΑ	Мах	V _{OUT} = 0.5V (Q _n , Q _s)	
los	Output Short-Circuit Current		-20		-130	mA	Мах	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$	
lcc	Power Supply Current			150	215	mA	Max		

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations


	lectrical Characteristic	3. 200 3	ection 2 f	or wavero	rms and L	-			
		74	F	54	IF	7	'4F	4	
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		T _A , V _{CC} = Mil C _L = 50 pF		$T_A, V_{CC} = Com$ $C_L = 50 pF$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
^t PHL	Propagation Delay, Negative-Going CPSI to IRF Output	2.0	17.0			2.0	18.0	ns	433-a,b
^t PLH	Propagation Delay, Negative-Going \overline{TTS} to \overline{IRF}	9.0	34.0			8.0	38.0		
t _{PLH} t _{PHL}	Propagation Delay, Negative- Going CPSO to Q _S Output	4.0 5.0	25.0 20.0			3.0 5.0	27.0 21.0	ns	433-c,d
t _{PLH} t _{PHL}	Propagation Delay, Positive- Going TOP to Q_0-Q_3 Outputs	8.0 7.0	35.0 30.0			7.0 7.0	38.0 32.0	ns	433-ө
^t PHL	Propagation Delay, Negative-Going CPSO to ORE	7.0	25.0			6.0	28.0	ns	433-c,d
t _{PHL}	Propagation Delay, Negative-Going TOP to ORE	6.0	26.0			6.0	28.0	ns	433-е
t _{PLH}	Propagation Delay, Positive-Going TOP to ORE	13.0	48.0			12.0	51.0		400-0
t _{PLH}	Propagation Delay, Negative-Going TOS to Positive-Going ORE	13.0	45.0			12.0	50.0	ns	433-c,d
t _{PHL}	Propagation Delay, Positive- Going PL to Negative-Going IRF	4.0	22.0			4.0	23.0	ns	433-g,h
t _{PLH}	Propagation Delay, Negative- Going PL to Positive-Going IRF	7.0	31.0			6.0	35.0		400-9,11
^t PLH	Propagation Delay, Positive-Going OES to ORE	9.0	38.0			8.0	44.0	ns	
^t PLH	Propagation Delay Positive-IRF Going IES to Positive-Going	5.0	25.0			5.0	27.0	ns	433-h
^t PHL	Propagation Delay MR to ORE	7.0	28.0			7.0	31.0	ns	
^t PLH	Propagation Delay MR to IRF	5.0	27.0			5.0	30.0	ns	
t _{PZH} t _{PZL}	Enable Time \overline{OE} to $Q_0 - Q_3$	1.0 1.0	16.0 14.0			1.0 1.0	18.0 16.0	ns	
t _{PHZ}	Disable Time \overline{OE} to $Q_0 - Q_3$	1.0 1.0	10.0 23.0			1.0 1.0	12.0 30.0		
t _{PZH} t _{PZL}	Enable Time Negative-Going $\overline{\text{OES}}$ to Q_S	1.0 1.0	10.0 14.0			1.0 1.0	12.0 15.0	ns	
t _{PHZ} t _{PLZ}	Disable Time Negative-Going OES to Q _S	1.0 1.0	10.0 14.0			1.0 1.0	12.0 16.0		
^t PZH t _{PZL}	Enable Time TOS to Q _S	1.0 1.0	35.0 35.0			1.0 1.0	42.0 39.0	ns	
t _{DFT}	Fall-Through Time	0.2	0.9			0.2	1.0	ns	433-f
t _{AP}	Parallel Appearance Time ORE to $Q_0 - Q_3$	-20.0	-2.0			-20.0	-2.0	ns	
tas	Serial Appearance Time ORE to Q _S	-20.0	5.0			-20.0	5.0		


433

		74F		54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC}	= Mil	$T_A, V_{CC} = Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _S to Negative CPSI	7.0 7.0				7.0 7.0		ns	433-a.b
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _S to CPSI	2.0 2.0				2.0 2.0			433-8,0
t _s (L)	Setup Time, LOW TTS to IRF, Serial or Parallel Mode	0.0				0.0		ns	433-a,b,g,
t _s (L)	Setup Time, LOW Negative-Going ORE to Negative-Going TOS	0.0				0.0		ns	433-c,d
t _s (L)	Setup Time, LOW Negative- Going IES to CPSI	8.0				9.0		ns	433-b
t _s (L)	Setup Time, LOW Negative- Going TTS to CPSI	30.0				33.0		ns	400-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW Parallel Inputs to PL	0.0 0.0				0.0 0.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW Parallel Inputs to PL	4.0 4.0				4.0 4.0		ns	
t _w (H) t _w (L)	CPSI Pulse Width HIGH or LOW	10.0 5.0				11.0 6.0		ns	433-a,b
t _w (H)	PL Pulse Width, HIGH	7.0				9.0		ns	433-g,h
t _w (L)	TTS Pulse Width, LOW Serial or Parallel Mode	7.0				9.0		ns	433-a,b,c,
t _w (L)	MR Pulse Width, LOW	7.0				9.0		ns	433-f
t _w (H) t _w (L)	TOP Pulse Width HIGH or LOW	14.0 7.0				16.0 7.0		ns	433-е
t _w (H) t _w (L)	CPSO Pulse Width HIGH or LOW	14.0 7.0				16.0 7.0		ns	433-c,d
t _{rec}	Recovery Time MR to Any Input	8.0				15.0		ns	433-f



4






TL/F/9544-21

చ్చ

Conditions: Stack not full, IES LOW when initialized FIGURE 433-g. Parallel Load Mode, 4-Bit Word (Unexpanded) or Master in Parallel Expansion



TL/F/9544-22

Conditions: Stack not full, device initialized (Note 1) with TES HIGH

FIGURE 433-h. Parallel Load, Slave Mode

Note 1: Initialization requires a master reset to occur after power has been applied.

Note 2: TTS normally connected to IRF.

Note 3: If stack is full, IRF will stay LOW.

54F/74F521 8-Bit Identity Comparator

General Description

521

The 'F521 is an expandable 8-bit comparator. It compares two words of up to eight bits each and provides a LOW output when the two words match bit for bit. The expansion input $I_{A=B}$ also serves as an active LOW enable input.

Ordering Code: See Section 5


Logic Symbols

Features

Compares two 8-bit words in 6.5 ns typ

Connection Diagrams

- Expandable to any word length
- 20-pin package



Unit Loading/Fan Out: See Section 2 for U.L. definitions


		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
A ₀ -A ₇	Word A Inputs	1.0/1.0	20 µA/−0.6 mA			
B0-B7	Word B Inputs	1.0/1.0	20 µA/−0.6 mA			
Ī _{A=B}	Expansion or Enable Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA			
Ō _{A=B}	Identity Output (Active LOW)	50/33.3	-1 mA/20 mA			

Truth Table

ing	Output	
Ī _A = Β	A, B	Ö _{A = B}
L	A = B*	L
L	A ≠ B	н
н	$A = B^*$	н
) н	A ≠ B	н

 $\begin{array}{l} \mathsf{H} \ = \ \mathsf{HIGH} \ \mathsf{Voltage} \ \mathsf{Level} \\ \mathsf{L} \ = \ \mathsf{LOW} \ \mathsf{Voltage} \ \mathsf{Level} \\ {}^{\bullet}\mathsf{A}_0 \ = \ \mathsf{B}_0, \ \mathsf{A}_1 \ = \ \mathsf{B}_1, \ \mathsf{A}_2 \ = \ \mathsf{B}_2, \ \mathsf{etc.} \end{array}$

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/9545-5

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions


Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Dara	Parameter		54F/74F	2	Units	Vcc	Conditions
Symbol	Faia	meter	Min	Тур	Max	Units	*00	Conditiona
VIH	input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ige			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
^I BVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
Іссн	Power Supply C	urrent		21	32	mA	Max	V _O = HIGH

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations


		74F			54F		7	4F		
Symbol Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	3.0	7.0	10.0	3.0	14.0	3.0	11.0	ns	2-3
^t PHL	A_n or B_n to $\overline{O}_{A=B}$	4.5	7.0	10.0	4.0	15.0	4.0	11.0	115	2-3
t _{PLH}	Propagation Delay	3.0	5.0	6.5	3.0	8.5	3.0	7.5		0.0
tPHL	$\overline{I}_{A=B}$ to $\overline{O}_{A=B}$	3.5	6.5	9.0	3.5	13.5	3.5	10.0	ns	2–3

Applications



TL/F/9545-6

Parallel Expansion



TL/F/9545-7

524

54F/74F524 8-Bit Registered Comparator

General Description


The 'F524 is an 8-bit bidirectional register with parallel input and output plus serial input and output progressing from LSB to MSB. All data inputs, serial and parallel, are loaded by the rising edge of the input clock. The device functions are controlled by two control lines (S_0 , S_1) to execute shift, load, hold and read out.

An 8-bit comparator examines the data stored in the registers and on the data bus. Three true-HiGH, open-collector outputs representing 'register equal to bus', 'register greater than bus' and 'register less than bus' are provided. These outputs can be disabled to the OFF state by the use of Status Enable (SE). A mode control has also been provided

to allow twos complement as well as magnitude compare. Linking inputs are provided for expansion to longer words.

Features

- 8-Bit bidirectional register with bus-oriented input-output
- Independent serial input-output to register
- Register bus comparator with 'equal to', 'greater than' and 'less than' outputs
- Cascadable in groups of eight bits
- Open-collector comparator outputs for AND-wired expansion
- Twos complement or magnitude compare



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
S ₀ , S ₁	Mode Select Inputs	1.0/1.0	20 µA/−0.6 mA
C/SI	Status Priority or Serial Data Input	1.0/1.0	20 µA/ - 0.6 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/-0.6 mA
SE	Status Enable Input (Active LOW)	1.0/1.0	20 µA/0.6 mA
м	Compare Mode Select Input	1.0/1.0	20 µA/-0.6 mA
1/00-1/07	Parallel Data Inputs or	3.5/1.083	70 µA/−0.65 mA
	TRI-STATE® Parallel Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
C/SO	Status Priority or Serial Data Output	50/33.3	-1 mA/20 mA
LT	Register Less Than Bus Output	OC*/33.3	*/20 mA
EQ	Register Equal Bus Output	OC*/33.3	*/20 mA
GT	Register Greater Than Bus Output	OC*/33.3	*/20 mA

•OC = Open Collector

Functional Description

The 'F524 contains eight D-type flip-flops connected as a shift register with provision for either parallel or serial loading. Parallel data may be read from or loaded into the registers via the data bus $I/O_0-I/O_7$. Serial data is entered from the C/SI input and may be shifted into the register and out through the C/SO output. Both parallel and serial data entry occur on the rising edge of the input clock (CP). The operation of the shift register is controlled by two signals S₀ and S₁ according to the Select Truth Table. The TRI-STATE parallel output buffers are enabled only in the Read mode.

One port of an 8-bit comparator is attached to the data bus while the other port is tied to the outputs of the internal register. Three active-OFF, open-collector outputs indicate whether the contents held in the shift register are 'greater than', (GT), 'less than' (LT), or 'equal to' (EQ) the data on the input bus. A HIGH signal on the Status Enable (SE) input disables these outputs to the OFF state. A mode control input (M) allows selection between a straightforward magnitude compare or a comparison between twos complement numbers.

For 'greater than' or 'less than' detection, the C/SI input must be held HIGH, as indicated in the Status Truth Table. The internal logic is arranged such that a LOW signal on the C/SI input disables the 'greater than' and 'less than' outputs. The C/SO output will be forced HIGH if the 'equal to' status condition exists, otherwise C/SO will be held LOW. These facilities enable the 'F524 to be cascaded for word length greater than eight bits.

Word length expansion (in groups of eight bits) can be achieved by connecting the C/SO output of the more significant byte to the C/SI input of the next less significant byte and also to its own $\overline{\rm SE}$ input (see *Figure 1*). The C/SI input of the most significant device is held HIGH while the $\overline{\rm SE}$ input of the least significant device is held LOW. The corresponding status outputs are AND-wired together. In the case of twos complement number compare, only the Mode input to the most significant device should be HIGH. The Mode inputs to all other cascaded devices are held LOW.

Suppose that an inequality condition is detected in the most significant device. Assuming that the byte stored in the register is greater than the byte on the data bus, the EQ and LT outputs will be pulled LOW and the GT output will float HIGH. Also the C/SO output of the most significant device will be forced LOW, disabling the subsequent devices but enabling its own status outputs. The correct status condition is thus indicated. The same applies if the registered byte is less than the data byte, only in this case the EQ and GT output go LOW and LT output floats HIGH.

If an equality condition is detected in the most significant device, its C/SO output is forced HIGH. This enables the next less significant device and also disables its own status outputs. In this way, the status output priority is handed down to the next less significant device which now effectively becomes the most significant byte. The worst case propagation delay for a compare operation involving 'n' cascaded 'F524s will be when an equality condition is detected in all but the least significant byte. In this case, the status priority has to ripple all the way down the chain before the correct status output is established. Typically, this will take 35 + 6(n-2) ns.

S ₀	S ₁	Operation
L	L	Hold—Retains Data in Shift Register
L	н	Read-Read Contents in Register onto
		Data Bus, Data Remains in
		Register Unaffected by Clock
н	L	Shift—Allows Serial Shifting on Next
		Rising Clock Edge
н	н	Load—Load Data on Bus
		into Register

Number Representation Select Table

м	Operation
L L	Magnitude Compare
н	Twos Complement Compare

Status Truth Table (Hold Mode)

	(
		Inputs		Ou	tpute	5			
SE	C/SI	Data Comparison	EQ	GT	LT	C/SO			
н	н	Х	н	н	н	1			
н	L	x	H	н	H	L			
L	L	$O_{A} - O_{H} > 1/O_{0} - 1/O_{7}$	L	н	н	L			
L	L	$O_{A} - O_{H} = I/O_{0} - I/O_{7}$	н	н	н	L			
L	L	0 _A -0 _H < 1/0 ₀ -1/0 ₇	L	н	н	L			
L	н	$O_{A} - O_{H} > 1/O_{0} - 1/O_{7}$	L	H	L	L			
L	н	$O_A - O_H = I/O_0 - I/O_7$	н	L	L	н			
L	н	$O_{A} - O_{H} < 1/O_{0} - 1/O_{7}$	L	L	н	L			

1 = HIGH if data are equal, otherwise LOW

H == HIGH Voltage Level L = LOW Votlage Level

X = Immaterial





FIGURE 1. Cascading 'F524s for Comparing Longer Words

TL/F/9546-6



Notes:

1. TRI-STATE Output

2. Open-Collector Output

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	30 mA to + 5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Boro	neter		54F/74	F	Units	Vcc	Conditions
Symbol	Fara	neter	Min	Тур	Max	Units	¥CC	Conditions
V _{IH}	Input HIGH Voltag	e	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage	Ð			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode	Voltage			-1.2	V	Min	i _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA} (I/O_n)$ $l_{OL} = 20 \text{ mA} (I/O_n)$ $l_{OL} = 24 \text{ mA} (LT, GT, EQ, C/SC)$
Iн	Input HIGH Currer	nt			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Currer Breakdown Test	nt			100	μΑ	Max	V _{IN} = 7.0V
BVIT	Input HIGH Currer Breakdown Test (I				1.0	mA	Max	$V_{\rm IN} = 5.5V$
l _{iL}	Input LOW Curren	t			-0.6	mA	Max	V _{IN} = 0.5V
I _{IH} + Iozн	Output Leakage C	urrent			70	μΑ	Max	$V_{I/O} = 2.7V$
I _{IL} + I _{OZL}	Output Leakage C	urrent			-650	μA	Max	$V_{1/O} = 0.5V$
los	Output Short-Circi	uit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leak	age Current			250	μA	Max	V _{OUT} = V _{CC}
ЮНС	Open Collector, O OFF Leakage Tes	•			250	μΑ	Min	V _{OUT} = V _{CC}
Іссн	Power Supply Cur	rent		128	180	mA	Max	V _O = HIGH
ICCL	Power Supply Cur	rent		128	180	mA	Max	V _O = LOW
lccz	Power Supply Cur	rent		128	180	mA	Max	$V_{\Omega} = HIGH Z$

		74F		54F		74F				
Symbol	Parameter	V	A = +25° CC = +5.0 CL = 50 pi	v	T _A , V _{CC} C _L = 1			= Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
max	Maximum Shift Frequency	50	75				50		MHz	2-
PLH	Propagation Delay	9.0	16.5	20.0			9.0	21.0		
PHL	I/O _n to EQ	5.0	9.5	12.0			5.0	13.0	-	
PLH	Propagation Delay	8.5	14.1	19.0			8.5	20.0	ns	2-
PHL	I/O _n to GT	6.5	13.0	16.5			6.5	17.5	1	
PLH	Propagation Delay	7.0	15.5	20.0			7.0	21.0		
PHL	I/O _n to LT	4.5	10.0	14.0			4.5	15.0		
PLH	Propagation Delay i/O _n to C/SO	8.0 6.0	15.2 12.5	19.5 16.0			8.0 6.0	20.5 17.0	ns	2-
PHL								_		
PLH PHL	Propagation Delay CP to EQ	10.0 4.0	20.0 8.5	25.0 16.5			10.0 4.0	26.0 17.5		
	Propagation Delay	10.0	16.5	21.0			10.0	22.0	1	
^I PLH ^I PHL	CP to GT	8.5	17.0	22.0			8.5	23.0	ns	2-
PLH	Propagation Delay	9.0	20.0	25.0			9.0	26.0	1	
PLH	CP to LT	5.5	13.5	17.0			5.5	18.0		
^t PLH	Propagation Delay CP to C/SO (Load)	8.5	16.5	21.0			8.5	22.0		2-
РСН	Propagation Delay	5.0	10.0	13.0			5.0	14.0	ns	2-
PHL	CP to C/SO (Serial Shift)	4.5	9.0	11.5			4.5	12.5		
PLH	Propagation Delay	9.0	15.0	19.0			9.0	20.0	– ns	
PHL	C/Si to GT	3.0	6.5	8.5			3.0	9.5		2_:
t _{PLH}	Propagation Delay	8.0	15.5	20.0			8.0	21.0		
^t PHL	C/Si to LT	3.5	6.5	8.5			3.5	9.5		
t _{PLH}	Propagation Delay	6.5	11.5	14.5			6.5	15.5	ns	2-
^t PHL	S ₀ , S ₁ to C/SO	5.5	14.0	18.0			5.5	19.0		_
PLH	Propagation Delay	3.5	8.0	10.5			3.5	11.5		
PHL	SE to EQ	2.5	6.0	8.0			2.5	9.0	ļ	1
^L PLH	Propagation Delay SE to GT	6.5	12.5	16.0 8.0			6.5 3.5	17.0	ns	2-
PHL		3.5	6.0					9.0	-	
PLH	Propagation Delay SE to LT	5.0 3.5	10.5 6.0	13.5 8.0			5.0 3.5	14.5 9.0		
PHL			8.5				4.0	12.0		-
^l PLH ^l PHL	Propagation Delay C/SI to C/SO	4.0 4.0	8.5 8.5	11.0 11.0			4.0	12.0	ns	2-
	Propagation Delay	8.0	15.0	19.5			8.0	20.5		
t _{PLH} t _{PHL}	M to GT	6.0	12.0	15.5			6.0	16.5		
^t PLH	Propagation Delay	8.0	17.0	22.0			8.0	23.0	- ns	2-
PHL	M to LT	4.5	9.5	12.0			4.5	13.0		
PLH	Propagation Delay	15.0	25.0	33.0			15.0	35.0		
PHL	S ₀ , S ₁ to EQ	9.0	15.0	19.0			9.0	20.0		
lPLH	Propagation Delay	10.5	18.0	23.0			10.5	24.0	ns	2-
PHL	S ₀ , S ₁ to GT	10.5	18.0	23.0			10.5	24.0	115	-
PLH	Propagation Delay	13.0	22.0	28.0			13.0	30.0		
PHL	S ₀ , S ₁ to LT	12.0	19.0	24.0			12.0	25.0		
PZH	Output Enable Time	4.5	10.0	13.0			4.5	14.0		
t _{PZL}	S ₀ , S ₁ to I/O _n	5.5	11.0	15.0			5.5	16.0	ns	2-
PHZ	Output Disable Time	3.5	8.0	12.0			3.5 4.5	13.0	1	1

		74	4F	54	F	74	IF		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max	1	
t _s (H) t _s (L)	Setup Time, HIGH or LOW I/On to CP	6.0 6.0				6.0 6.0		ns	2-
t _h (H) t _h (L)	Hold Time, HIGH or LOW I/On to CP	0				0			2-
t _s (H) t _s (L)	Setup Time, HIGH or LOW S_0 or S_1 to CP	10.0 10.0				10.0 10.0		ns	2
t _h (H) t _h (L)	Hold Time, HIGH or LOW S_0 or S_1 to CP	0				0			2-
t _s (H) t _s (L)	Setup Time, HIGH or LOW C/SI to CP	7.0 7.0				7.0 7.0		ns	2-
t _h (H) t _h (L)	Hold Time, HIGH or LOW C/SI to CP	0				0		115	2-
t _w (H)	Clock Pulse Width, HIGH	5.0				5.0		ns	2-



54F/74F525 Programmable Counter


General Description

The 'F525 is a multi-function 28-pin device. It consists of a 16-bit count-down counter, logic to control the counter, logic to control the state of the outputs and a PLA to decode the particular function selected by the user. The list of high-speed timing applications include:


Features

- Baud rate generator
- Digitally programmed monostable
- Variable system frequency generator
- Digital filter variable sampling rate
- 16-bit data path
- External trigger
- Extremely accurate one shot w/pulse widths from 50 ns to 3.27 ms @CP = 40 MHz

Ordering Code: See Section 5



Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
Q	Ouput (Primarily indicates when	50/33.3	-1 mA/20 mA
	the counter has reached zero)		
Q/2	Output (Divides Q by 2)	50/33.3	— 1 mA/20 mA
M0-M2	Status Inputs	1.0/1.0	20 µA/ - 0.6 mA
MR	Master Reset	1.0/1.0	20 µA/ - 0.6 mA
CP	Clock Pulse	1.0/1.0	20 µA/-0.6 mA
D0-D15	Data Inputs	1.0/1.0	A/ – 0.6 mA
WE	Write Enable Input	1.0/1.0	20 µA/-0.6 mA
XTR	External Trigger Input	1.0/1.0	20 µA/-0.6 mA
XTAL	Crystal Output	1.0/1.0	20 µA/−0.6 mA

Functional Description

The multi-function aspect of the device consists of eight different modes of operation. An explanation of the operation of the device in each of the modes follows. However, there is one operation that is independent of the selected mode: the loading of data. Data is latched into a set of data latches when \overline{WE} is brought from a LOW to a HIGH state. The latches are transparent when \overline{WE} is heid LOW.

Operation Notes:

- 1. Device should be reset before operation.
- 2. The XTR input acts as a select line for the clock.
- 3. With XTR low, the clock goes into the counter.
- 4. With XTR high, the clock loads the counter.

5. In mode 4 and 5, during counting, the counter cannot be reloaded. XTR high freezes the count.

6. Mode 7 is the only auto-reload mode, all other modes require and XTR pulse to begin.

7. Loading 0 into the latches idles the device.

MODE 0: Interval Timer with Level Output

While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally LOW, is brought HIGH and Q/2 toggles state. Taking XTR HIGH at any time enables the data in the data latches to be loaded into the counter on the rising edge of CP and clears Q. See *Figure 1*.

MODE 1: Interval Timer with Inverted Level Output

The operation is exactly the same as in Mode 0 except that Q is normally HIGH and goes LOW when the count reaches zero. Q/2 toggles on the negative-edge of Q. See *Figure 1*.

MODE 2: Interval Timer with Pulse Output

While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally LOW, is brought HIGH for a single period of CP. Q/2 toggles state on the positive edge of Q. Taking XTR HIGH at any time causes the data in the data latches to be loaded into the counter on the rising edge of CP and clears Q. See *Figure 2*.

MODE 3: Interval Timer with Inverted Pulse Output

The operation is exactly the same as in Mode 2 except that Q is normally HIGH and goes LOW for a single period of CP. Q/2 toggles on the negative edge of Q. See *Figure 2*.

M ₂	M ₁	Mo	Function					
0	0	0	Mode 0					
0	0	1	Mode 1					
0	1	0	Mode 2					
0	1	1	Mode 3					
1	0	0	Mode 4					
1	0	1	Mode 5					
1	1	0	Mode 6					
1	1	1	Mode 7					

Function Table

MODE 4: Interval Timer, Pulse Output with Count Hold

While XTR is HiGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally low, is brought HIGH for a single period of CP. Q/2 toggles state on the positive edge of Q. Taking XTR HIGH before the counters reach zero, stops the count-down from the point where it was held. Data cannot be reloaded into the counter until a count of zero is reached. See *Figure 3*.

MODE 5: Interval Timer, Inverted Pulse Output with Count Hold

The operation is exactly the same as Mode 4 except that Q is normally HIGH and goes LOW for a single period of CP. Q/2 toggles on the negative-edge of Q. See *Figure 3*.


MODE 6: Retriggerable Synchronous One-Shot

When XTR is HIGH, the data in the data latches is loaded into the counter upon the positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP, wehre Q, normally LOW, is then brought HIGH and the counter is decremented when the count reaches zero, Q is brought LOW, and Q/2 is toggled. Bringing XTR HIGH during the count-down will allow the data in the data latches to be loaded into the counter with the next positive edge of CP, but will not affect Q. See *Figure 4*. NOTE that the pulse width of Q will be N-1 clock cycles, where N is the number loaded into the counter. N=1 should not be used as this may cause unpredictable results.


Block Diagram


MODE 7: Frequency Generator

When XTR is HIGH, the data in the data latches is loaded into the counter upon the positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally LOW, is brought HIGH for a single period of CP and Q/2 is toggled. The same clock edge that brings Q HIGH, also loads the data in the data latches into the counter. The counter will start to count on the next positive edge of CP. This mode will run continuously after an initial XTR until stopped by MR. Taking XTR HIGH at any time causes the data in the data latches to be loaded into the counter and Q output to be cleared with the next positive edge of CP. See *Figure 5*.



TL/F/9547-4





$$\overline{M}_n = 111$$

OWith XTR HIGH, the rising edge of CP, loads data from the latches to the counter.

@On the falling edge of XTR, the rising edge of CP begins count-down.

@When count reaches zero, Q goes HIGH for one period of CP, and Q/2 toggles on the Q rising edge.

On the rising edge of CP on which Q goes LOW, the counters are reloaded.

Count-down begins again.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Bara	meter		54F/74	•	Units	Vcc	Conditions
	Faia	ineter	Min	Тур	Max	Office	*CC	Conditions
VIH	Input HIGH Volta	ige	2.0			v		Recognized as a HIGH Signal
ViL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{iN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
чн	Input HIGH Curre	ənt			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curre Breakdown Test				100	μA	Max	V _{IN} = 7.0V
hL	Input LOW Curre	ont			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	V _{OUT} = V _{CC}
Іссн	Power Supply Current			106	160	mA	Max	V _O = HIGH
ICCL	Power Supply Ca	urrent		106	160	mA	Max	V _O = LOW

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	74	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = Mil$ $C_L = 50 pF$		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max]
f _{max}	Maximum Clock Frequency	50	60				40		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to Q	9.0 8.0	16.0 12.0	20.5 15.5			8.0 7.0	22.5 17.5	nŝ	2–3
t _{PLH}	Propagation Delay CP to Q/2	9.0 10.0	15.5 15.5	20.0 20.0			8.0 9.0	22.0 22.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay XTR to Q	8.5 6.0	12.0 10.5	15.5 13.5			7.5 5.0	17.5 15.0	ns	2-3
tplh tphl	Propagation Delay MR to Q	11.5 9.0	16.5 12.5	21.0 16.0			10.5 8.0	23.0 18.0	ns	2-3
tplh tphl	Propagation Delay MRto Q/2	8.0 7.0	14.0 10.5	17.5 13.5			7.0 6.0	19.5 15.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay M _n to Q	10.0 10.5	15.0 17.0	19.0 21.5			9.0 9.5	21.0 23.5	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC}	; = Mil	T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to WE	2.0 4.0				2.5 4.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to WE	0 2.0				0 2.5		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	9.0 10.5				10.0 12.0		ns	2-0
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	0 0				0		ns	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW XTR to CP	7.0 8.0				8.0 9.0		ns	2-0
t _h (H)	Hold Time, HIGH or LOW XTR to CP	0				0		ns.	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW Mode to CP	33.5 33.5				35.5 35.5		ns	2-0
t _w (H)	XTR Pulse Width, HIGH	11.5				13.0		ns	2-4
t _w (L)	MR Pulse Width, LOW	7.0				8.0		ns	2-4
t _w (L)	WE Pulse Width, LOW	4.5				5.0		ns	2-4
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	3.5 9.5				4.0 10.5		ns	2-4
t _{rec}	Recovery Time MR to CP	5.0				6.0		ns	2-0
t _{rec}	Recovery Time Mode to CP	30.0				32.0		ns	2-1

National Semiconductor

54F/74F533 Octal Transparent Latch with TRI-STATE® Outputs

General Description


The 'F533 consists of eight latches with TRI-STATE outputs for bus organized system applications. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. When LE is LOW, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH the bus output is in the high impedance state. The 'F533 is the same as the 'F373, except that the outputs are inverted.

Features


- Eight latches in a single package
- TRI-STATE outputs for bus interfacing
- Inverted version of the 'F373


Ordering Code: See Section 5

Logic Symbols



Connection Diagrams Pin Assignment Pin A





Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D0-D7	Data Inputs	1.0/1.0	20 µA/ - 0.6 mA
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 µA/−0.6 mA
ŌĒ	Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
$\overline{O}_0 - \overline{O}_7$	Complementary TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

Function Table

	Inputs		Output
LE	ŌĒ	D	ō
н	L	н	L
н	L	L	н
L	L	х	н Ōo
X	н	х	Z

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Functional Description

The 'F533 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW, the latches store the information that was present on the D in-

puts a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
• •	
Ambient Temperature under Blas	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Bore	meter		54F/74F	F '	Units	Vcc	Conditions
39111501	F & sur		Min	Тур	Max		¥CC	Golitationo
V _{IH}	Input HIGH Volta	age	2.0		;	v	<u> </u>	Recognized as a HIGH Signal
V _{IL}	Input LOW Volta	rðe			0.8	v	['	Recognized as a LOW Signal
V _{CD}	Input Clamp Dioc	de Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$
Vон	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$i_{OH} = -1 \text{ mA}$ $i_{OH} = -3 \text{ mA}$ $i_{OH} = -1 \text{ mA}$ $i_{OH} = -3 \text{ mA}$ $i_{OH} = -1 \text{ mA}$ $i_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 24 \text{ mA}$
Iн	Input HIGH Curre	ent			20	μΑ	Max	V _{IN} = 2.7V
l _{BVI}	Input HIGH Curre Breakdown Test				100	μА	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	V _{IN} = 0.5V
^I OZH	Output Leakage	Current			50	μΑ	Max	V _{OUT} = 2.7V
lozl	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
íos	Output Short-Cire	rcuit Current	60		- 150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Lea	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
lzz	Bus Drainage Te	əst			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
lccz	Power Supply Cu	urrent		41	61	mA	Max	V _O == HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	7	4F		
Symbol	Parameter	V	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			c = Mil 50 pF		; = Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
^t PLH ^t PHL	Propagation Delay D_n to \overline{O}_n	4.0 2.5	6.7 4.4	9.0 7.0	4.0 2.5	12.0 9.0	4.0 2.5	10.0 8.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	5.0 3.0	7.1 4.7	11.0 7.0	5.0 3.0	14.0 9.0	5.0 3.0	13.0 8.0	ns	2-3
t _{PZH}	Output Enable Time	2.0 2.0	5.9 5.6	10.0 7.5	2.0 2.0	12.5 10.5	2.0 2.0	11.0 8.5	ns	2–5
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.5	3.4 2.7	6.5 5.5	1.5 1.5	8.5 7.5	1.5 1.5	7.0 6.5	ns	2–5

AC Operating Requirements: See Section 2 for Waveforms

	Symbol Parameter		74F		F	7	4F		
Symbol			Symbol Parameter $\begin{array}{c} T_{A}=+25^{\circ}C\\ V_{CC}=+5.0V \end{array}$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units
		Min	Max _	Min	Max	Min	Max		
t _s (H)	Setup Time, HIGH or LOW	2.0		2.0		2.0			2-6
t _s (L)	D _n to LE	2.0		2.0		2.0		ns	2-0
t _h (H)	Hold Time, HIGH or LOW	3.0		3.0		3.0			0.0
t _h (L)	D _n to LE	3.0		3.0		3.0		ns	2-6
t _w (H)	LE Pulse Width, HIGH	6.0		6.0		6.0		ns	2-4

54F/74F534 Octal D-Type Flip-Flop with TRI-STATE® Outputs

General Description


The 'F534 is a high speed, low-power octal D-type flip-flop featuring separate D-type inputs for each flip-flop and TRI-STATE outputs for bus-oriented applications. A buffered Clock (CP) and Output Enable (\overline{OE}) are common to all flip-flops. The 'F534 is the same as the 'F374 except that the outputs are inverted.


Features

- Edge-triggered D-type inputs
- Buffered positive edge-triggered clock
- TRI-STATE outputs for bus-oriented applications


Ordering Code: See Section 5

Logic Symbols





Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D0-D7	Data Inputs	1.0/1.0	20 µA/−0.6 mA
D ₀ -D ₇ CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ - 0.6 mA
ŌĒ	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA
$\overline{O}_0 - \overline{O}_7$	Complementary TRI-STATE Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)

Functional Description

The 'F534 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE complementary outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH clock (CP) transition. With the Output Enable (\overline{OE}) LOW, the contents of the eight flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops.

Function Table

	Inputs		Output
СР	OE	D	ō
	L	н	L
~	L	L	н
L	L	х	Ō ₀
X	н	Х	Z


H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

IOW-to-HIGH Clock Transition

Z = High Impedance

O₀ = Value stored from previous clock cycle



Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	30 mA to + 5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Dara	meter		54F/74	-	Units	Vcc	Conditions
Symbol	Fala	meter	Min	Тур	Max	Units	VCC	Conditions
V _{IH}	input HIGH Volta	age	2.0			v		Recognized as a HIGH Signa
VIL	Input LOW Volta	iđe			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
Чн	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
lozн	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage	Current			-50	μA	Max	$V_{OUT} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Te	əst			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
lccz	Power Supply C	urrent		55	86	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Sumbol	Parameter		$74F$ $A = +25^{\circ}$ $BC = +5.5^{\circ}$			4F c = Mii		4F ; = Com	Units	Fig
Symbol	Parameter		с — + 5. С = 50 р		C _L =	50 pF	C _L =	50 pF	Units	No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100			60		70		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to \overline{O}_n	4.0 4.0	6.5 6.5	8.5 8.5	4.0 4.0	10.5 11.0	4.0 4.0	10.0 10.0	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	2.0 2.0	9.0 5.8	11.5 7.5	2.0 2.0	14.0 10.0	2.0 2.0	12.5 8.5	ns	2-5
t _{PHZ}	Output Disable Time	1.5 1.5	5.3 4.3	7.0 5.5	1.5 1.5	8.0 7.5	1.5 1.5	8.0 6.5		

AC Operating Requirements: See Section 2 for Waveforms

			4F	54	F	7	4F		
Symbol	Parameter		+ 25°C + 5.0V	T _A , V _{CC}	; = MII	T _A , V _{CC}	; = Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	2.0 2.0		2.0 2.5		2.0 2.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.0 2.0		2.0 2.5		2.0 2.0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	7.0 6.0		7.0 6.0		7.0 6.0		ns	2-4


54F/74F537 1-of-10 Decoder with TRI-STATE® Outputs

General Description


The 'F537 is one-of-ten decoder/demultiplexer with four active HIGH BCD inputs and ten mutually exclusive outputs. A polarity control input determines whether the outputs are active LOW or active HIGH. The 'F537 has TRI-STATE outputs, and a HIGH signal on the Output Enable (\overline{OE}) input forces all outputs to the high impedance state. Two input enables, active HIGH E_2 and active LOW \overline{E}_1 , are available for demultiplexing data to the selected output in either noninverted or inverted form. Input codes greater than BCD nine cause all outputs to go to the inactive state (i.e., same polarity as the P input).


Ordering Code: See Section 5

Logic Symbols









Unit Loading/Fan Out: See Section 2 for U.L. definitions


		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	input l _{IH} /l _{IL} Output l _{OH} /l _{OL}			
A0-A3	Address Inputs	1.0/1.0	20 µA/ − 0.6 mA			
E ₁	Enable Input (Active LOW)	1.0/1.0	20 μA/ 0.6 mA			
E ₂	Enable Input (Active HIGH)	1.0/1.0	20 µA/-0.6 mA			
E2 OE	Output Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA			
P	Polarity Control Input	1.0/1.0	20 µA/-0.6 mA			
00-09	TRI-STATE Outputs	150/40 (33.3)	—3 mÅ/24 mA (20 mA)			

Function				Inputs	3							Out	puts			•	
1 direction	ŌĒ	Ē	E ₂	A ₃	A ₂	A 1	A ₀	O 0	01	O ₂	O 3	04	O 5	O 6	07	O 8	0g
High Impedance	н	х	х	х	x	х	x	z	Z	Z	Z	Z	Z	Z	Z	Z	Z
Disable	L	H X	X L	X X	X X	X X	X X				Outp	outs Ec	jual P	Input			
Active HIGH Output (P = L)	L L L	L L L	ΤΤΤΤ	L L L	L L L	L L H H	L H L H	H L L L	L H L L	L L H L	L L H	L L L	L L L	L L L	L L L	L L L	L L L
	L L L	L L L	нннн	L L L	H H H H	L L H	L H L H	և Լ Լ	L L L	L L L	L L L	H L L	L H L	L L H L	L L H	L L L	L L L
	L L L	L L L	ΗΗΗΗ	нннн	L L X H	L L H X	L H X X	L L L	L L L	L L L	L L L	L L L	L L L	L L L	L L L	H L L	Լ ዘ Լ
Active LOW Output (P = H)	L L L	L L L	HHHH	L L L L	և Լ Լ	L L H H	L H L H	L H H H	H L H H	HHLH	H H L	ннн	н н н	H H H	H H H	H H H H	H H H H H H
	L L L	L L L	нннн	և Լ Լ	нннн	L L H H	L H L H	н н н	ннн	н н н н	н н н н	L H H H	H L H H	H H L H	H H L	ннн	HHHH
		L L L	нннн	нннн	L L X H	L L H X	L H X X	ннн	ннн	H H H H	н н н	ннн	ннн	ннн	ннн	L H H H	H L H H

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

537

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful tife impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Para		54F/74		Units	Vcc	Conditions	
Symbol	Faia	meren	Min	Тур	Max	Units	▼CC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signa
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = −18 mA
Voн	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
Vol	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 24 \text{ mA}$
чн	Input HIGH Curr	ent			20	μA	Max	$V_{IN} = 2.7V$
I _{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Мах	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
lozн	Output Leakage	Current			50	μΑ	Max	V _{OUT}
OZL	Output Leakage	Current			-50	μΑ	Мах	$V_{OUT} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		-150	mA	Max	V _{OUT} ⇔ 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
IZZ	Bus Drainage Te	est			500	μΑ	0.0V	V _{OUT} = V _{CC}
ССН	Power Supply C	urrent			56	mA	Max	V _O = HIGH
Iccz	Power Supply C	urrent		44	66	mA	Max	V _O = HIGH Z

		74F			5	4F	74F			
Symbol	Parameter	V	A = +25° CC = +5.0 CL = 50 pl	v		_C = Mil 50 pF	$\begin{array}{c} \textbf{T_{A}, V_{CC} = Com} \\ \textbf{C_{L} = 50 pF} \end{array}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n to O _n	6.0 4.0	- 11.0 7.5	16.0 11.0			6.0 4.0	17.0 1 2.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay \overline{E}_1 to O_n	5.0 4.0	8.5 6.5	14.5 9.0			5.0 4.0	15.5 10.0	115	
t _{PLH} t _{PHL}	Propagation Delay E_2 to O_n	6.0 5.0	11.0 10.0	16.0 14.0			6.0 5.0	17.0 15.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay P to O _n	6.0 6.0	11.5 11.0	18.0 16.0			6.0 6.0	20.0 17.0	115	2-3
tpzH tpzL	Output Enable Time \overline{OE} to O_n	3.0 5.0	5.5 9.0	10.5 13.0			3.0 5.0	11.5 14.0	ne	2-5
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OE} to O_n	2.0 3.0	4.0 5.0	6.0 7.0			2.0 3.0	7.0 8.0	– ns	2-5

54F/74F538 1-of-8 Decoder with TRI-STATE® Outputs


General Description

The 'F538 decoder/demultiplexer accepts three Address (A₀-A₂) input signals and decodes them to select one of eight mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active LOW or active HIGH. A HIGH Signal on either of the active LOW Output Enable (\overline{OE}) inputs forces all outputs to the high impedance state. Two active HIGH and two active LOW input enables are available for easy expansion to 1-of 32 decoding with


four packages, or for data demultiplexing to 1-of-8 or 1-of-16 destinations.

Features


- Output polarity control
- Data demultiplexing capability
- Multiple enables for expansion
- TRI-STATE outputs



Ordering Code: See Section 5



Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
A0-A2	Address Inputs	1.0/1.0	20 μA/ – 0.6 mA			
$\overline{E}_1, \overline{E}_2$	Enable Inputs	1.0/1.0	20 µA/ - 0.6 mA			
	(Active LOW)					
E3, E4	Enable Inputs	1.0/1.0	20 µA/ − 0.6 mA			
	(Active HIGH)					
Р	Polarity Control Input	1.0/1.0	20 μA/ – 0.6 mA			
$\overline{OE}_1, \overline{OE}_2$	Output Enable Inputs	1.0/1.0	20 µA/ − 0.6 mA			
	(Active LOW)					
00-07	TRI-STATE Outputs	150/40 (33.3)	3 mA/24 mA (20 mA)			



4-418


Truth Table

Function				in	puts					Outputs							
Function	OE ₁	OE ₂	Ē1	E2	E3	E4	A ₂	A1	A ₀	O 0	01	02	03	04	0 ₅	0 ₆	07
High	н	х	х	х	х	х	X	х	х	z	z	z	z	z	Z	z	z
Impedance	x	Н	х	х	х	х	х	х	х	Z	Z	Z	z	Z	Z	Z	Z
Disable	L	L	н	х	х	х	х	х	х								
	L	L	x	н	х	х	х	х	х			0.4					
	L	L	x	х	L	х	x	х	х			Out	outs Ec	juai P i	πραι		
	L	L	х	х	х	L	x	х	х								
Active HIGH	L	L	L	L	н	н	L	L	L	н	L	L	Ľ	L	L	L	L
Output	L	L	L	L	н	н	L	L	н	L	н	L	L	L	L	L	L
(P = L)	L	L	L	L	н	н	L	н	L	L	L	н	L	L	L	L	L
	L	L	L	L	н	н	L	н	н	L	L	L	н	L	L	L	L
	L	L	L	L	н	н	н	L	L	L	L	L	L	н	L	L	L
	L	L	L	L	н	н	н	L	н	L	L	L	L	L	н	L	L
	L	L	L	L	н	н	н	н	L	L	L	L	L	L	L	н	L
	L	L	L	L	н	н	н	н	н	L	L	L	L	L	L	L	н
Active LOW	L	L	L	L	н	н	L	L	L	L	н	н	н	н	н	н	н
Output	L	L	L	L	н	н	L	L	н	н	L	н	н	н	н	н	н
(P = H)	L	L	Ι ι	L	н	н	L	н	L	н	н	L	н	н	н	н	н
, i	ι	L	L	L	н	н	L	н	н	н	н	н	L	н	н	н	н
	L	L	L	L	н	н	н	L	L	н	н	н	н	L	н	н	н
	L	L	L	L	н	н	н	L	н	н	н	н	н	н	L	н	н
	L	L	L	L	н	н	н	н	L	н	н	н	н	н	н	L	н
	L	L	L	L	н	н	н	н	н	н	н	н	н	н	н	н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW/State (May)	twice the reted I_{-1} (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F	•	Units	Vcc	Conditions
Symbol	Fala	meter	Min	Тур	Max	Units	*CC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Sign
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Ιн	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V
^I B∨I	Input HIGH Curr Breakdown Test				100	μA	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
lozh	Output Leakage	Current			50	μΑ	Max	V _{OUT} = 2.7V
lozL	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		-150	mA	Max	V _{OUT} = 0V
	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
Izz	Bus Drainage Te	est			500	μA	0.0V	$V_{OUT} = V_{CC}$
ССН	Power Supply C	urrent		31	45	mA	Max	V _O = HIGH
	Power Supply C	urrent		37	56	mA	Max	V _O = LOW
lccz	Power Supply C	urrent		37	56	mA	Max	V _O = HIGH Z

Symbol		74F			54	4F	74F			
	Parameter	V,	^C A = +25° CC = +5.0 CL = 50 pl	v	T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
tplh tphL	Propagation Delay A _n to O _n	6.0 4.0	11.0 7.5	16.0 11.0			6.0 4.0	17.0 12.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay \overline{E}_1 or \overline{E}_2 to O_n	5.0 4.0	8.5 6.5	15.0 9.0			5.0 4.0	16.0 10.0		
t _{PLH} t _{PHL}	Propagation Delay E_3 or E_4 to O_n	6.0 5.0	11.0 10.0	16.0 14.0			6.0 5.0	17.0 15.0	ns	2-3
^t PLH t _{PHL}	Propagation Delay P to O _n	6.0 6.0	11.5 11.0	18.0 16.0			6.0 6.0	20.0 17.0		
tpzh tpzl	Output Enable Time \overline{OE}_1 or \overline{OE}_2 to O_n	3.0 5.0	5.5 9.0	10.0 13.0			3.0 5.0	11.0 14.0	ns	2-
t _{PHZ}	Output Disable Time \overline{OE}_1 or \overline{OE}_2 to O_n	2.0 3.0	4.0 5.0	6.0 8.0			2.0 3.0	7.0 9.0		




54F/74F539 Dual 1-of-4 Decoder with TRI-STATE® Outputs

General Description

The 'F539 contains two independent decoders. Each accepts two Address (A_0 , A_1) input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active HIGH (P = L) or active LOW (P = H). An active LOW

input Enable (\overline{E}) is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active LOW mode or in inverted form in the active HIGH mode. A HIGH signal on the active LOW Output Enable (\overline{OE}) input forces the TRI-STATE outputs to the high impedance state.



Unit Loading/Fan Out: See Section 2 for U.L. definitions


			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
$A_{0a} - A_{1a}$	Side A Address Inputs	1.0/1.0	20 µA/−0.6 mA
Aob-A1b	Side B Address Inputs	1.0/1.0	20 µA/−0.6 mA
$\overline{E}_a, \overline{E}_b$	Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA
OE _a , OE _b	Output Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA
Pa, Pb	Polarity Control Inputs	1.0/1.0	20 μA/-0.6 mA
0 _{0a} -O _{3a}	Side A TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
O _{0b} -O _{3b}	Side B TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

Truth Table (each half)

Function		Ing	outs		Outputs				
reneation	ŌE	Ē	A ₁	A ₀	O 0	01	02	O 3	
High Impedance	н	х	x	х	z	z	Z	z	
Disable	L	н	x	x	O _n = P				
Active HIGH	L	L	L	L	н	L	L	L	
Output	L	L	L	н	L	н	L	L	
(P = L)	L	L	н	L	L	L	н	L	
	L_	L	н	н	L	L	L	н	
Active LOW	L	L	L	L	L	н	н	н	
Output	Ι ι	L	L	н	н	L	н	н	
(P = H)	L	L	н	L	н	н	L	н	
	L	L	н	н	н	н	н	L	

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

TL/F/9552-5

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	Parameter		54F/74F	:	Units	Vcc	Conditions
Symbol	Fala	meter	Min	Тур	Max	Units	VCC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signa
V _{IL}	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
Voн	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μΑ	Мах	V _{IN} = 2.7V
l _{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$
lozн	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
IOZL	Output Leakage	Current			-50	μΑ	Мах	$V_{OUT} = 0.5V$
los	Output Short-Cir	rcuit Current	-60		150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Te	Bus Drainage Test			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
ICCH	Power Supply C	urrent		28	45	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent		40	60	mA	Max	V _O = LOW
lccz	Power Supply C	urrent		40	60	mA	Max	V _O = HIGH Z

		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF} $			54F T _A , V _{CC} = Mii C _L = 50 pF		7	4F		
Symbol	Parameter						T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n to O _n	4.0 4.0	14.5 9.5	18.5 12.0			3.5 4.0	19.5 13.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay E to O _n	5.0 4.0	12.0 7.5	16.0 9.5			5.5 4.0	17.0 10.5	ns	23
t _{PLH} tPHL	Propagation Delay P to O _n	7.5 5.0	14.5 11.0	21.5 16.5			4.5 4.5	22.5 17.5	ns	2-3
^t PZH tPZL	Output Enable Time OE to O _n	4.5 5.5	8.0 10.0	10.5 13.0			4.0 5.0	11.5 14.0	ns	2-5
t _{PHZ}	Output Disable Time	2.0 3.0	4.5 6.5	6.5 8.5			2.0 3.0	7.0 9.5		

54F/74F540 • 54F/74F541 Octal Buffer/Line Driver with TRI-STATE® Outputs

General Description

OE1, OE2

In O_n, \overline{O}_n Inputs

Outputs

The 'F540 and 'F541 are similar in function to the 'F240 and 'F244 respectively, except that the inputs and outputs are on opposite sides of the package (see Connection Diagrams). This pinout arrangement makes these devices especially useful as output ports for microprocessors, allowing ease of layout and greater PC board density.

Features


- TRI-STATE outputs drive bus lines
- Inputs and outputs opposite side of package, allowing easier interface to microprocessors

Output IOH/IOL

20 µA/-0.6 mA

 $20 \,\mu A / -0.6 \,m A$

-12 mA/64 mA (48 mA)



TRI-STATE Output Enable Input (Active LOW)

1.0/1.0

1.0/1.0


600/106.6 (80)

Truth Table


	Inputs	Outputs		
OE ₁	ÖE2	I	'F540	'F541
L	L	н	L	н
н	х	х	z	Z
X	н	х	z	z
L	L	L	н	L

H = HiGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

Logic Diagrams



TL/F/9553-3



TL/F/9553-8

540 • 541

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V _{CC} = 0V)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)
M.A. A AL I.A. A. M. A. A.	

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		1	54F/74F		Units	Vcc	Conditions	
Symbol	Fala		Mín	Тур	Max	Units	*cc	Conditions	
VIH	Input HIGH Voltag	8	2.0			v		Recognized as a HIGH Signa	
VIL	Input LOW Voltage	9			0.8	v		Recognized as a LOW Signa	
V _{CD}	Input Clamp Diode	Voltage			-1.2	v	Min	l _{IN} = -18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -12 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -15 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	v	Min	$I_{OL} = 48 \text{ mA}$ $I_{OL} = 64 \text{ mA}$	
lΉ	Input HIGH Curren	ıt	_		20	μA	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Curren Breakdown Test	it			100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current	t			-0.6	mA	Max	V _{IN} = 0.5V	
I _{OZH}	Output Leakage C	urrent			50	μA	Max	V _{OUT} = 2.7V	
l _{ozl}	Output Leakage C	urrent			-50	μA	Max	$V_{OUT} = 0.5V$	
los	Output Short-Circu	uit Current	- 100		-225	mA	Max	V _{OUT} = 0V	
CEX	Output HIGH Leak	age Current			250	μA	Max	V _{OUT} ≃ V _{CC}	
lzz	Bus Drainage Test	t			500	μA	0.0V	V _{OUT} = V _{CC}	
ссн	Power Supply Curr	rent ('F540)		11	20	mA	Max	V _O = HIGH	
ICCL	Power Supply Curr	rent ('F540)		53	75	mA	Max	V _O = LOW	
lccz	Power Supply Curr	rent ('F540)		31	45	mA	Max	V _O = HIGH Z	
Іссн	Power Supply Curr	rent ('F541)		26	35	mA	Max	V _O = HIGH	
ICCL	Power Supply Curr	rent ('F541)		55	75	mA	Max	V _O = LOW	
lccz	Power Supply Curr	rent ('F541)		31	55	mA	Max	Vo = HIGH Z	

		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$			54F T _A , V _{CC} = MII C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	
Symbol	Parameter									Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Data to Output ('F540)	1.5 1.0	3.0 2.0	5.0 4.0	1.0 1.0	6.0 4.5	1.0 1.0	5.5 4.0	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time ('F540)	2.5 3.5	4.9 5.8	8.0 10.0	2.5 3.5	9.0 11.0	2.5 3.5	8.5 10.5	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time ('F540)	1.5 1.0	3.4 2.5	6.0 5.5	1.5 1.0	7.0 7.5	1.5 1.0	6.5 6.0	113	2-5
t _{PLH} t _{PHL}	Propagation Delay Data to Output ('F541)	1.5 1.5	3.3 2.7	5.5 5.5			1.5 1.5	6.0 6.0	ns	2–3
tpzH tpzL	Output Enable Time ('F541)	3.0 3.5	5.8 6.1	8.0 8.5			2.5 3.0	9.5 9.5	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time ('F541)	1.5 1.5	3.4 2.9	6.0 5.5			1.5 1.5	6.5 6.0	115	2-5

540 • 541


54F/74F543 Octal Registered Transceiver

General Description

The 'F543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA (20 mA Mil) while the B outputs are rated for 64 mA (48 mA Mil).

Features

- 8-bit octal transceiver
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A outputs sink 24 mA (20 mA Mil)
- B outputs sink 64 mA (48 mA Mil)
- 300 mil slim package



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
OEAB	A-to-B Output Enable Input (Active LOW)	1.0/1.0	20 μA/ − 0.6 mA
OEBA	B-to-A Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
CEAB	A-to-B Enable Input (Active LOW)	1.0/2.0	20 µA/ – 1.2 mA
CEBA	B-to-A Enable Input (Active LOW)	1.0/2.0	20 µA/−1.2 mA
LEAB	A-to-B Latch Enable Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA
LEBA	B-to-A Latch Enable Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA
A0-A7	A-to-B Data Inputs or	3.5/1.083	70 μA/ – 650 μA
	B-to-A TRI-STATE® Outputs	150/40 (33.8)	-3 mA/24 mA (20 mA)
B0-B7	B-to-A Data Inputs or	3.5/1.083	70 µA/—650 µA
	A-to-B TRI-STATE Outputs	600/106.6 (80)	- 12 mA/64 mA (48 mA)

Functional Description

The 'F543 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (CEAB) input must be LOW in order to enter data from A_0 - A_7 or take data from B_0 - B_7 , as indicated in the Data I/O Control Table. With CEAB LOW, a LOW signal on the A-to-B Latch Enable (LEAB) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With CEAB and OEAB both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the CEBA, LEBA and OEBA inputs.

Data I/O Control Table

	Inputs		Latch Statue	Output Buffers		
CEAB	LEAB	OEAB		output bulleto		
н	x	х	Latched	High Z		
X	н	х	Latched	_		
L	L	х	Transparent	-		
x	х	н	_	High Z		
L	×	L		Driving		

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control

is the same, except using CEBA, LEBA and OEBA

543



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambiesnt Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

In LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating

-55°C to +125°C
0°C to +70°C
+4.5V to +5.5V
+4.5V to +5.5V

Symbol	Parameter			54F/74F	•	Units	Vcc	Conditions
Symbol			Min	Тур	Max			Conditions
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signa
VIL	Input LOW Volt	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dic	ode Voltage			-1.2	v	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.0			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} (A_n) \\ I_{OH} &= -3 \text{ mA} (A_n (B_n)) \\ I_{OH} &= -12 \text{ mA} (B_n) \\ I_{OH} &= -1 \text{ mA} (A_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -12 \text{ mA} (B_n) \\ I_{OH} &= -1 \text{ mA} (A_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -15 \text{ mA} (B_n) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.55	v	Min	$I_{OL} = 20 \text{ mA } (A_n)$ $I_{OL} = 48 \text{ mA } (B_n)$ $I_{OL} = 24 \text{ mA } (A_n)$ $I_{OL} = 64 \text{ mA } (B_n)$
IH	input HIGH Cur	rent			20	μΑ	Max	V _{IN} = 2.7V
IBVI	Input HIGH Cur Breakdown Tes				100	μΑ	Max	$V_{IN} = 7.0V (\overline{OEAB}, \overline{OEBA}, \overline{IEAB}, \overline{IEBA}, \overline{IEBA}, \overline{IEBA}, \overline{IEBA})$
BVIT	Input HIGH Cun Breakdown Tes				1.0	mA	Мах	$V_{IN} = 5.5 V (A_n, B_n)$
կլ	Input LOW Current				-0.6 -1.2	mA	Max	$V_{IN} = 0.5V (\overline{OEAB}, \overline{OEBA})$ $V_{IN} = 0.5V (\overline{CEAB}, \overline{CEBA})$
IIH + IOZH	Output Leakage	Current			70	μA	Max	$V_{OUT} = 2.7V (A_n, B_n)$
III. + IOZL	Output Leakage	Current			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n)$
los	Output Short-Ci	rcuit Current	-60 100		-150 -225	mA	Max	$V_{OUT} = 0V (A_n)$ $V_{OUT} = 0V (B_n)$

543

DC Electrical Characteristics (Continued)

Symbol	Parameter	54F/74F			Units	Vcc	Conditions	
Cymbol	r aramotor	Min	Тур	Max	Units	•00	Contantonio	
ICEX	Output HIGH Leakage Current			250	μΑ	Max	$V_{OUT} = V_{CC} (A_n, B_n)$	
Izz	Bus Drainage Test			500	μΑ	0.0V	$V_{OUT} = V_{CC} (A_n, B_n)$	
ICCH	Power Supply Current		67	100	mA	Max	V _O = HIGH	
ICCL	Power Supply Current		83	125	mA	Max	$V_{O} = LOW$	
Iccz	Power Supply Current		83	125	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		54	4F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No	
		Mín	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay Transparent Mode A _n to B _n or B _n to A _n	3.0 3.0	5.5 5.0	7.5 6.5			3.0 3.0	8.5 7.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay LEBA to A _n	4.5 4.5	8.5 8.5	11.0 11.0			4.5 4.5	12.5 12.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay LEAB to B _n	4.5 4.5	8.5 8.5	11.0 11.0			4.5 4.5	12.5 12.5	ns	2–3
tpzH tpzL	$\begin{array}{l} Output \ Enable \ Time \\ \hline OEBA \ or \ \overline{OEBA} \ to \ A_n \ or \ B_n \\ \hline \overline{CEBA} \ or \ \overline{CEAB} \ to \ A_n \ or \ B_n \end{array}$	3.0 4.0	7.0 7.5	9.0 10.5			3.0 4.0	10.0 12.0	ns	2-5
t _{PHZ} t _{PLZ}	$\begin{array}{l} Output \ Disable \ Time \\ \hline OEBA \ or \ \overline{OEAB} \ to \ A_n \ or \ B_n \\ \hline \overline{CEBA} \ or \ \overline{CEAB} \ to \ A_n \ or \ B_n \end{array}$	2.5 2.5	6.0 5.5	8.0 7.5			2.5 2.5	9.0 8.5		

AC Operating Requirements: See Section 2 for Waveforms

		74	74F		F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max]	
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n or B_n to LEBA or LEAB	3.0 3.0				3.5 3.5		ns	26
t _h (H) t _h (L)	Hold Time, HIGH or LOW A_n or B_n to LEBA or LEAB	3.0 3.0				3.5 3.5			2.00
t _w (L)	Latch Enable, B to A Pulse Width, LOW	8.0				9.0		ns	2-4

54F/74F544 **Octal Registered Transceiver**

General Description


The 'F544 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA (20 mA Mil) while the B outputs are rated for 64 mA (48 mA Mil). The 'F544 inverts data in both directions.

Ordering Code: See Section 5

Logic Symbols

Features

- 8-bit octal transceiver
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A outputs sink 24 mA (20 mA Mil), B outputs sink 64 mA (48 mA Mil)
- 300 mil slim PDIP



Unit Loading/Fan Out: See Section 2 for U.L. definitions

_			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
OEAB	A-to-B Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
OEBA	B-to-A Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
CEAB	A-to-B Enable Input (Active LOW)	1.0/2.0	20 µA/~1.2 mA
CEBA	B-to-A Enable Input (Active LOW)	1.0/2.0	20 µA/−1.2 mA
LEAB	A-to-B Latch Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
LEBA	B-to-A Latch Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
$\overline{A}_0 - \overline{A}_7$	A-to-B Data Inputs or	3.5/1.083	70 μA/-650 μA
	B-to-A TRI-STATE Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)
B ₀ ~B ₇	B-to-A Data Inputs or	3.5/1.083	70 μA/ 650 μA
	A-to-B TRI-STATE Outputs	600/106.6(80)	-12 mA/64 mA (48 mA)

Functional Description

The 'F544 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable (\overline{CEAB}) input must be LOW in order to enter data from $\overline{A}_0 - \overline{A}_7$ or take data from $\overline{B}_0 - \overline{B}_7$, as indicated in the Data I/O Control Table. With \overline{CEAB} LOW, a LOW signal on the A-to-B Latch Enable (\overline{LEAB}) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the LEAB signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With \overline{CEAB} and \overline{OEAB} both LOW, the TRI-STATE® B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the \overline{CEBA} , LEBA and \overline{OEBA} inputs.

Data I/O Control Table


Inputs			Latch Status	Output Buffers
CEAB	LEAB	OEAB		Cutput Duriers
н	х	х	Latched	High Z
X	н	х	Latched	_
L	L	х	Transparent	_
X	х	н	_	High Z
L	X	L		Driving

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using CEBA, LEBA and $\overline{\text{OEBA}}$



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial Supply Voltage Military Commercial

-55°C to +125°C 0°C to +70°C +4.5V to +5.5V +4.5V to +5.5V

Symbol	Paramet	or		54F/74	F	Units	Vcc	Conditions
	Falaneo	51	Min	Тур	Max	Onta	*CC	Conditions
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
VIL	input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Volt	age			-1 .2	v	Min	$I_{\rm IN} = -18 {\rm mA},$ (except $\overline{\rm A}_{\rm n}, \overline{\rm B}_{\rm n}$)
Voh	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.0			v	Min	$\begin{split} & _{OH} = -1 \text{ mA} (\overline{A}_n) \\ & _{OH} = -3 \text{ mA} (\overline{A}_n, \overline{B}_n) \\ & _{OH} = -12 \text{ mA} (\overline{B}_n) \\ & _{OH} = -1 \text{ mA} (\overline{A}_n) \\ & _{OH} = -3 \text{ mA} (\overline{A}_n, \overline{B}_n) \\ & _{OH} = -12 \text{ mA} (\overline{B}_n) \\ & _{OH} = -1 \text{ mA} (\overline{A}_n) \\ & _{OH} = -1 \text{ mA} (\overline{A}_n) \\ & _{OH} = -3 \text{ mA} (\overline{A}_n, \overline{B}_n) \\ & _{OH} = -15 \text{ mA} (\overline{B}_n) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.55	v	Min	$\begin{split} &I_{OL} = 20 \text{ mA} \left(\overline{A}_n \right) \\ &I_{OL} = 48 \text{ mA} \left(\overline{B}_n \right) \\ &I_{OL} = 24 \text{ mA} \left(\overline{A}_n \right) \\ &I_{OL} = 64 \text{ mA} \left(\overline{B}_n \right) \end{split}$
lін	Input HIGH Current				20	μA	Max	$V_{IN} = 2.7V$ (except $\overline{A}_n, \overline{B}_n$)
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{IN} = 7.0V \text{ (except } \overline{A}_n, \overline{B}_n)$
I _{BVIT}	Input HIGH Current Breakdown Test (I/O)				1.0	μΑ	Max	$V_{IN} = 5.5 V (\overline{A}_n, \overline{B}_n)$
hL	Input LOW Current				-0.6 -1.2	mA	Max	$\begin{split} V_{\text{IN}} &= 0.5 \text{V} \left(\overline{\text{OEAB}}, \overline{\text{OEBA}} \right) \\ V_{\text{IN}} &= 0.5 \text{V} \left(\overline{\text{CEAB}}, \overline{\text{CEBA}} \right) \end{split}$
l _{IH} + l _{OZH}	Output Leakage Currer	nt			70	μA	Max	$V_{OUT} = 2.7 V (\overline{A}_n, \overline{B}_n)$
IIL + IOZL	Output Leakage Currer	nt			-650	μΑ	Max	$V_{OUT} = 0.5 V (\overline{A}_n, \overline{B}_n)$
los	Output Short-Circuit Cu	rrent	-60 -100		- 150 - 225	mA	Max	
ICEX	Output HIGH Leakage	Current			250	μA	Мах	$V_{OUT} = V_{CC} (\overline{A}_n, \overline{B}_n)$
Izz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC} (\overline{A}_n, \overline{B}_n)$
ICCH	Power Supply Current			70	105	mA	Max	V _O = HIGH
ICCL	Power Supply Current			85	130	mA	Max	V _O = LOW
lccz	Power Supply Current			83	125	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = Mil$ $C_L = 50 pF$		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	3.0	7.0	9.5	3.0	12.0	3.0	10.5		
t _{PHL}	Transparent Mode \overline{A}_n to \overline{B}_n or \overline{B}_n to \overline{A}_n	3.0	5.0	6.5	2.5	8.5	3.0	7.5	ns	2-3
t _{PLH}	Propagation Delay	6.0	10.0	13.0	6.0	18.0	6.0	14.5	ns	2-3
^t PHL	LEBA to An	4.0	7.0	9.5	4.0	11.5	4.0	10.5	113	2-0
t _{PLH}	Propagation Delay	6.0	10.0	13.0	6.0	18.0	6.0	14.5	ns	2-3
tPHL	LEAB to Bn	4.0	7.0	9.5	4.0	11.5	4.0	10.5	115	2-0
t _{PZH}	Output Enable Time	3.0	7.0	9.0	3.0	11.0	3.0	10.0		
t _{PZL}	$ \overline{\text{OEBA}} \text{ or } \overline{\text{OEAB}} \text{ to } \overline{A}_n \text{ or } \overline{B}_n \\ \overline{\text{CEBA}} \text{ or } \overline{\text{CEAB}} \text{ to } \overline{A}_n \text{ or } \overline{B}_n \\ \end{array} $	4.0	7.5	10.5	4.0	13.0	4.0	12.0	ns	2-5
t _{PHZ}	Output Disable Time	2.5	6.0	8.0	2.0	10.0	2.5	9.0		2-0
tPLZ	$ \overline{\textbf{OEBA}} \text{ or } \overline{\textbf{OEAB}} \text{ to } \overline{\textbf{A}}_n \text{ or } \overline{\textbf{B}}_n \\ \overline{\textbf{CEBA}} \text{ or } \overline{\textbf{CEAB}} \text{ to } \overline{\textbf{A}}_n \text{ or } \overline{\textbf{B}}_n \\ $	2.5	5.5	7.5	2.0	9.5	2.5	8.5		

AC Operating Requirements: See Section 2 for Waveforms

			4F	54	F	7	4F		
Symbol Parameter		Symbol Parameter $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{C}\mathbf{C}} = \mathbf{M}\mathbf{i}\mathbf{I}$		$T_A, V_{CC} = Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW \overline{A}_n or \overline{B}_n to LEBA or LEAB	3.0 3.0		3.0 3.0		3.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW \overline{A}_n or \overline{B}_n to LEBA or LEAB	3.0 3.0		3.0 3.0		3.0 3.0			2-0
t _w (L)	Latch Enable, B to A Pulse Width, LOW	6.0		9.0		7.5		ns	2-4

54F/74F545 Octal Bidirectional Transceiver with TRI-STATE® Outputs

General Description

The 'F545 is an 8-bit, TRI-STATE, high-speed transceiver. It provides bidirectional drive for bus-oriented microprocessor and digital communications systems. Straight through bidirectional transceivers are featured, with 24 mA (20 mA Mil) bus drive capability on the A ports and 64 mA (48 mA Mil) bus drive capability on the B ports.


One input, Transmit/Receive (T/ \ddot{R}) determines the direction of logic signals through the bidirectional transceiver. Transmit enables data from A ports to B ports; Receive enables data from B ports to A ports. The Output Enable input disables both A and B ports by placing them in a TRI-STATE condition.

Features


- Higher drive than 8304
- 8-bit bidirectional data flow reduces system package count
- TRI-STATE inputs/outputs for interfacing with bus-oriented systems
- 24 mA (20 mA Mil) and 64 mA (48 mA Mil) bus drive capability on A and B ports, respectively
- Transmit/Receive and Output Enable simplify control logic


Ordering Code: See Section 5

Logic Symbols



Connection Diagrams





B₅ B₄ B₃ B₂ B₁

TL/F/9556-2

TL/F/9556-1

Truth Table

Inputs		Outputs	
ŌĒ	T/R	00.0010	н
L	L	Bus B Data to Bus A	L
L	н	Bus A Data to Bus B	z
н	х	High Z	

H = HIGH Voltage Level

- L = LOW Voltage Level X = Immaterial
- Z = High Impedance

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names Description		U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20 µA/−1.2 mA		
T/R	Transmit/Receive Input	1.0/2.0	20 µA/ – 1.2 mA		
A0-A7	Side A TRI-STATE Inputs or	3.5/1.083	70 μA/ - 650 μA		
	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		
B0-B7	Side B TRI-STATE Inputs or	3.5/1.083	70 μA/ – 650 μ A		
- ,	TRI-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)		

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

D

Recommended Operating Conditions

Fre .

Free Air Ambient Temperature Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V


Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Symbol	Faia			Тур	Max	Units	*00	Conditions	
VIH	Input HIGH Volt	2.0			v		Recognized as a HIGH Signa		
VIL	Input LOW Voltage		_		0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	<u>v</u>	Min	$I_{\rm IN} = -18 {\rm mA} (\overline{OE}, {\rm T}/{\rm R})$	
Voh	Output HIGH Voitage	54F 10% Vcc 54F 10% Vcc 54F 10% Vcc 74F 10% Vcc 74F 10% Vcc 74F 10% Vcc 74F 5% Vcc 74F 5% Vcc 74F 5% Vcc 74F 5% Vcc	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA } (A_n) \\ I_{OH} &= -3 \text{ mA } (A_n) \\ I_{OH} &= -12 \text{ mA } (B_n) \\ I_{OH} &= -1 \text{ mA } (A_n) \\ I_{OH} &= -3 \text{ mA } (A_n) \\ I_{OH} &= -12 \text{ mA } (B_n) \\ I_{OH} &= -1 \text{ mA } (A_n) \\ I_{OH} &= -3 \text{ mA } (A_n) \\ I_{OH} &= -15 \text{ mA } (B_n) \end{split}$	
/ _{OL}	Output LOW Voitage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.55	v	Min		
IH	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V (\overline{OE}, T/\overline{R})$	
BVI	Input HIGH Curr Breakdown Tes				100	μΑ	Max	$V_{IN} = 7.0V (\overline{OE}, T/\overline{R})$	
BVIT	Input HIGH Curr Breakdown Tes				1.0	μA	Max	$V_{IN} = 5.5V (A_n, B_n)$	
L	Input LOW Curre	ent			-1.2	mA	Max	$V_{IN} = 0.5V (\overline{OE}, T/\overline{R})$	
н + ⁱ ozн	Output Leakage	Current			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$	
L + lozL	Output Leakage	Current			- 650	μA	Max	$V_{OUT} = 0.5V (A_n, B_n)$	
OS	Output Short-Ci	-60 -100	_	150 225	mA	Max	$V_{OUT} = 0V (A_n)$ $V_{OUT} = 0V (B_n)$		
CEX	Output HIGH Le			250	μA	Max	$V_{OUT} = V_{CC}$		
ZZ	Bus Drainage Te	əst			500	μA	0.0V	$V_{OUT} = V_{CC}$	
ссн	Power Supply C	urrent		70	90	mA	Max	V _O = HIGH	
CCL	Power Supply C	urrent		95	120	mA	Max	V _O = LOW	
CCZ	Power Supply C	urrent		85	110	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			5	54F		74F		Fig No
Symbol	Parameter				T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n to B _n or B _n to A _n	2.5 2.5	4.2 4.6	6.0 6.0	2.0 2.0	7.5 7.5	2.5 2.5	7.0 7.0	ns	2–3
t _{PZH} t _{PZL}	Output Enable Time	3.0 3.5	5.3 6.0	7.0 8.0	2.5 3.0	9.0 10.0	3.0 3.5	8.0 9.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	3.0 2.0	5.0 5.0	6.5 6.5	2.5 2.0	9.0 10.0	3.0 2.0	7.5 7.5		2-0

Logic Diagram

545



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

54F/74F547 Octal Decoder/Demultiplexer with Address Latches and Acknowledge

General Description

The 'F547 is a 3-to-8 line address decoder with latches for address storage. Designed primarily to simplify multiple chip selection in a microprocessor system, it contains one active LOW and two active HIGH Enables to conserve address space. Also included is an active LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

Ordering Code: See Section 5

Logic Symbols

A A., ACK 00 01 02 03 04 05 08 0 TL/F/9557-1 IEEE/IEC DMUX ō₀ EN10 0,8 I F õ, 1,8 10G 🚊 ō, A1 2,8 ō3 A2 3,8 ō₄ 4,8 õ5 LE 5,8 ō6 Ē, 6,8 k EN8 7,8 ō, E2 E3 8,9 🌣 ACK RD Ł EN9 WR TL/F/9557-4

Pin Assianment for DIP, SOIC and Flatpak ō2 20 ٧cc · 03 ō,• 19 2 ACK 3 18 ō₄ WR 17 ۸ - A-RD 5 16 ·LE A₀ 6 15 ٠Ē A 7 14 ۰E2 ō5 8 13 -Ez ō6' 9 12 ō GND 10 11 ō,

Connection Diagrams Pin Assignment for LCC and PCC ō₅ A₁ A₀ RD WR 18 7 6 5 4 ō₆ 🗵 3 ACK GND 10 7 2 Ō1 1 0₂ ō, 12 20 V_{CC} E3 13 шō, 14 15 16 17 18 E2 E1 LE A2 O4 TL/F/9557-3

TL/F/9557-2

- 3-to-8 line address decoder
- Address storage latches

Features

- Multiple enables for address extension
- Open collector acknowledge output

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A0-A2	Address Select Inputs	1.0/1.0	20 µA/-0.6 mA		
E ₁	Chip Enable Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
E ₂ , E ₃	Chip Enable Inputs	1.0/1.0	20 µA/−0.6 mA		
LE	Latch Enable Input	1.0/1.0	20 µA/-0.6 mA		
RD	Read Acknowledge Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
WR	Write Acknowledge Input (Active LOW)	1.0/1.0	20 µA/-0.6 mA		
ACK	Open Collector Acknowledge Output (Active LOW)	*OC/33.3	*OC/20 mA		
0 ₀ -0 ₇	Decoded Outputs (Active LOW)	50/33.3	-1 mA/20 mA		

*OC = Open Collector

Functional Description

When enabled, the 'F547 accepts the A_0-A_2 Address inputs and decodes them to select one of eight active LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. With LE HIGH, the Address latches are transparent and the output selection changes each time the A_0-A_2 address changes. When LE is LOW, the latches store the last valid address preceding the HIGH-to-LOW transition of the LE input signal. For applications in which the separation of latch enable and chip enable functions is not required, LE and E_1 can be tied together, such that when HIGH the outputs are OFF and the latches are transparent, and when LOW the latches are storing and the selected output is enabled.

The open collector Acknowledge (ACK) output is normally HIGH (i.e., OFF) and goes LOW when $\overline{E}_1, \underline{E}_2$ and \underline{E}_3 are all active and either the Read (RD) or Write (WR) input is LOW, as indicated in the Acknowledge Truth Table.

Acknowledge Truth Table

	Output				
Ē1	E2	E3	RD	WR	ACK
н	х	х	х	х	н
х	L	х	X	X	н
х	х	L	х	X	н
L	н	н	н	н	н
L	н	н	L	x	L
L	н	н	X	L	L

H - HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Latch Status Table

Input LE	Latch Status			
н	Transparent			
L	Storing			

Output Status Table


	inputs	Decoder				
Ē ₁	E2	E3	Outputs			
L	н	н	$\overline{O}_n = LOW^{\dagger}$			
н	х	х	$O_0 - O_7 = HIGH$			
X	L	Х	$O_0 - O_7 = HIGH$			
X	Х	L	$O_0 - O_7 = HIGH$			

†See Decoder Truth Table

Decoder Truth Table*

	Inputs		Outputs							
A ₂	A 1	A ₀	ō0	01	0 ₂	Ō3	Ō4	\overline{O}_5	Ō ₆	ō,
L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	н	н	н	н	н	н
L	н	L	н	н	L.	н	н	н	н	н
L	н	н	н	н	н	L	н	н	н	н
н	L	L	н	н	н	н	L	н	н	н
н	L	н	н	н	н	н	н	L	н	н
н	н	L	н	н	н	н	н	н	L	н
н	н	Н	н	н	Н	н	н	н	н	Ł

*Assuming E1, LOW; E2 and E3, HIGH



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions
Symbol	Faidi		Min	Тур	Max	Gillo	•cc	Conditions
VIH	Input HIGH Volta	ige	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	ge			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dioc	le Voltage			-1 .2	v	Min	$I_{\rm IN} = -18 \rm mA$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$\begin{split} \mathbf{I}_{OH} &= -1 \text{ mA} \left(\overline{\text{ACK}}, \overline{\text{O}}_{\text{n}} \right) \\ \mathbf{I}_{OH} &= -1 \text{ mA} \left(\overline{\text{ACK}}, \overline{\text{O}}_{\text{n}} \right) \\ \mathbf{I}_{OH} &= -1 \text{ mA} \left(\overline{\text{ACK}}, \overline{\text{O}}_{\text{n}} \right) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA} \left(\overline{ACK}, \overline{O}_n \right)$ $I_{OL} = 20 \text{ mA} \left(\overline{ACK}, \overline{O}_n \right)$
l _{iH}	Input HIGH Curre	ent			20	μA	Max	V _{IN} = 2.7V
i _{BVI}	Input HIGH Curre Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	input LOW Curre	nt			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Cire	cuit Current	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{O}_n)$
ICEX	Output HIGH Lea			250	μΑ	Min	$V_{OUT} = V_{CC} (\overline{O}_n)$	
ЮНС	Open Collector, O OFF Leakage Te			250	μΑ	Min	$V_{OUT} = V_{CC} (\overline{ACK})$	
lcc	Power Supply Cu	irrent		17	30	mA	Max	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		54	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mil C _L = 50 pF		$T_A, V_{CC} = Com$ $C_L = 50 pF$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A_n to \overline{O}_n	2.0 4.5	7.0 9.0	9.0 12.0	3.0 5.0	10.5 13.5	1.5 4.0	10.0 13.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay \overline{E}_1 to \overline{O}_n	2.5 3.0	6.5 6.5	8.5 8.5	3.0 3.5	10.0 10.0	2.0 3.0	9.5 9.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay LE to \overline{O}_n	3.5 5.0	7.5 14.5	10.0 14.0	4.0 5.0	11.5 20.0	3.0 5.0	11.0 15.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay E_2 or E_3 to \overline{O}_n	4.0 4.0	8.5 8.5	10.0 10.0	4.5 4.5	12.5 12.5	3.0 4.0	11.0 11.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay \overline{E}_1 , \overline{RD} or \overline{WR} to \overline{ACK}	6.5 3.5	11.0 7.5	13.0 9.5	6.5 3.5	16.0 11.0	6.5 3.0	14.0 10.5	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay E_2 or E_3 to \overline{ACK}	7.5 4.5	13.0 8.5	14.0 12.0	8.0 5.0	18.5 12.5	7.0 4.0	15.0 11.0	ns	2–3

AC Operating Requirements: See Section 2 for Waveforms

			4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H)	Setup Time, HIGH or LOW	5.0		5.0		5.0			
t _s (L)	A _n to LE	5.0		5.0		5.0		ns	2-6
t _h (H)	Hold Time, HIGH or LOW	6.0		6.0		6.0			2-0
t _h (L)	An to LE	6.0		6.0		6.0			
t _w (H)	LE Pulse Width, HIGH	6.0		6.0	_	6.0		ns	2-4

National Semiconductor

54F/74F548 Octal Decoder/Demultiplexer with Acknowledge

General Description

The 'F548 is a 3-to-8 line address decoder with four Enable inputs. Two of the Enables are Active LOW and two are Active HIGH for maximum addressing versatility. Also provided is an Active LOW Acknowledge output that responds to either a Read or Write input signal when the Enables are active.

Features


- 3-to-8 line address decoder
- Multiple enables for address extension
- Open collector acknowledge output


Connection Diagrams

Active LOW decoder outputs


Ordering Code: See Section 5

Logic Symbols





Pin Assignment for



TL/F/9558-1

Unit Loading/Fan Out: See Section 2 for U.L. definitions

	54F/74F				
Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
Output Select Address Inputs	1.0/1.0	20 µA/−0.6 mA			
Chip Enable Inputs (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA			
Chip Enable Inputs	1.0/1.0	$20 \mu A / -0.6 m A$			
Read Acknowledge Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA			
Write Acknowledge Input (Active LOW)	1.0/1.0	20μ A/ $-0.6 m$ A			
Open Collector Acknowledge Output (Active LOW)	OC*/33.3	*/20 mA			
Decoded Outputs (Active LOW)	50/33.3	-1 mA/20 mA			
	Output Select Address Inputs Chip Enable Inputs (Active LOW) Chip Enable Inputs Read Acknowledge Input (Active LOW) Write Acknowledge Input (Active LOW) Open Collector Acknowledge Output (Active LOW)	Description U.L. HIGH/LOW Output Select Address Inputs 1.0/1.0 Chip Enable Inputs (Active LOW) 1.0/1.0 Chip Enable Inputs 1.0/1.0 Read Acknowledge Input (Active LOW) 1.0/1.0 Write Acknowledge Input (Active LOW) 1.0/1.0 Open Collector Acknowledge Output (Active LOW) 0C*/33.3			

*OC = Open Collector

4-448

Functional Description

When enabled, the 'F548 accepts the A_0-A_2 Address inputs and decodes them to select one of eight active LOW, mutually exclusive outputs, as shown in the Decoder Truth Table. When one or more Enables is inactive, all decoder outputs are HIGH. Thus, the 'F548 can be used as a demultiplexer by applying data to one of the Enables.

The open collector Acknowledge (\overline{ACK}) output is normally HIGH (i.e., OFF) and goes LOW when the Enables are all active and either the Read (\overline{RD}) or Write (\overline{WR}) input is LOW, as indicated in the Acknowledge Truth Table.

	Acknowledge Truth Table												
	inputs												
Ē1	I E2 E3 E4 RD WR												
н	x	х	х	х	х	н							
х	н	х	х	x	X	н							
х	х	L	х	x	x	н							
х	х	х	L	x	x	н							
L	L	н	н	н	н	н							
L	L	н	н	L	X	L							
L	L	н	н	х	L	L							

and a data Tanth Table


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

						Deco	der Trut	h Table						
			Inputs					Outputs						
Ē1	Ē2	E3	E4	A ₂	A ₁	A ₀	Ō0	0 ₁	Õ2	\overline{O}_3	Ō4	\overline{O}_5	0 ₆	ō,
н	x	х	х	x	x	х	н	н	н	н	н	н	н	н
х	н	х	х	X	х	х	н	н	н	н	н	н	н	н
х	х	L	х	X	х	х	н	н	н	н	н	н	н	н
х	x	x	L	×	х	х	н	н	н	н	н	н	н	н
L	L	н	н	L	L	L	L	н	н	н	н	н	н	н
L	L	н	н	L	L	н	н	L	н	н	н	н	н	н
L	L	н	н	L	н	L	н	н	L	н	н	н	н	н
L	L	н	н	L	н	н	н	н	н	L	н	н	н	н
L	L	н	н	н	L	L	н	н	н	н	L	н	н	н
L	L	н	н	н	L	н	н	н	н	н	н	L	н	н
L	L	н	н	н	н	L	н	н	н	н	н	н	L	н
L	L	н	н	н	н	н	н	н	н	н	н	н	н	L

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parameter			54F/74F	•	Units	Vcc	Conditions
Symbol	raia.	ineter	Min	Тур	Max	Onita	•cc	Conditions
VIH	input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
V _{IL}	Input LOW Volta			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			1.2	v	Min	l _{IN} =18 mA
Voh	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} (\overline{O}_0 - \overline{O}_7) \\ I_{OH} &= -1 \text{ mA} (\overline{O}_0 - \overline{O}_7) \\ I_{OH} &= -1 \text{ mA} (\overline{O}_0 - \overline{O}_7) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$i_{OL} = 20 \text{ mA}$ $i_{OL} = 20 \text{ mA}$
ін	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
Ι _Ι	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
los	Output Short-Ci	rcuit Current	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{O}_0 - \overline{O}_7)$
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
юнс	Open Collector, Output OFF Leakage Test				250	μΑ	Min	$V_{OUT} = V_{CC} (\overline{ACK})$
Іссн	Power Supply C	urrent		14	21	mA	Max	V _O ⇔ HIGH

		$74F \\ T_A = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_L = 50 \text{ pF} $			5	4F	7	4F		
Symbol	Parameter				$\begin{array}{l} {T_{A,V_{CC}=Mil}}\\ {C_{L=50 pF}} \end{array}$		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A_n to \overline{O}_n	2.0 4.0	5.5 8.0	8.0 9.5	3.0 4.0	10.0 12.0	1.5 4.0	9.0 10.0	ns	2–3
tpLH tpHL	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{O}_n	2.5 3.5	6.5 6.5	8.5 8.5	3.0 3.5	10.0 10.0	2.0 3.0	9.5 9.5	ns	2–3
tplh tphL	Propagation Delay E_3 or E_4 to \overline{O}_n	4.0 4.0	8.5 8.5	9.5 9.5	5.0 4.0	13.0 12.5	3.0 3.5	10.5 10.5	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay \overline{E}_1 or \overline{E}_2 to \overline{ACK}	6.5 3.0	11.0 7.5	12.5 9.5	6.5 3.0	16.5 11.0	6.5 3.0	13.0 10.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay E_3 or E_4 to \overline{ACK}	8.0 4.0	13.0 8.5	14.0 10.0	8.0 4.0	19.5 13.0	8.0 4.0	15.0 11.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay	5.5 2.5	10.0 5.0	12.0 8.0	5.5 2.5	16.5 8.5	5.5 2.5	12.5 8.5	ns	2-3

National Semiconductor

54F/74F550 • 54F/74F551 Octal Registered Transceiver with Status Flags

General Description


The 'F550 and 'F551 octal transceivers each contain two 8bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable inputs, as well as a flag flip-flop that is set automatically as the register is loaded. Each flag flip-flop is provided with a clear input, and each register has a separate output enable control for its TRI-STATE® buffers. The separate clocks, flags and enables provide considerable flexibility as I/O ports for demand-response data transfer. The 'F550 is non-inverting; the 'F551 inverts data in both directions.


Features

- 8-bit bidirectional I/O port with handshake
- Back-to-back registers for storage
- Register status flag flip-flops
- Separate edge-detecting clears for flags
- Inverting and non-inverting versions
- B outputs sink 64 mA (48 mA Mil)

Ordering Code: See Section 5

Connection Diagrams





Connection Diagrams (Continued)

FAB

FBA

-1 mA/20 mA

-1 mA/20 mA

50/33.3

50/33.3

A-to-B Status Flag Output (Active HIGH)

B-to-A Status Flag Output (Active HIGH)

;50•551

550+551


Functional Description

Data applied to the A inputs is entered and stored on the rising edge of the A Clock Pulse (CPA), provided that the A Clock Enable (\overline{CEA}) is LOW; simultaneously, the status flipflop is set and the A-to-B flag (FAB) output goes HIGH. Data thus entered from the A inputs is present at the inputs to the B output buffers, but only appears on the B I/O pins when the B Output Enable (\overline{OEB}) signal is made LOW. After the B output data is assimilated, the receiving system clears the A-to-B flag flip-flop by applying a LOW-to-HIGH tran-


Logic Diagrams

sition to the CFAB input. Optionally, the OEB and CFAB pins can be tied together and operated by one function from the receiving system.

Data flow from B-to-A proceeds in the same manner described for A-to-B flow. Inputs \overline{CEB} and CPB enter the B input data and set the B-to-A flag (FBA) output HIGH. A LOW signal on \overline{OEA} enables the A output buffers and a LOW-to-HIGH transition on CFBA clears the FBA flag.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



TL/F/9559-12

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V
Note de Abactute maximum retines are values t	

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parame	tor		54F/74F	:	Units	Vcc	Conditions	
Syntoor	Faiaine	101	Min	Тур	Max	onna	*CC		
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode V	'oltage			-1.2	V	Min	$l_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA } (A_0 - A_7) \\ I_{OH} &= -3 \text{ mA } (A_0 - A_7) \\ I_{OH} &= -12 \text{ mA } (B_0 - B_7) \\ I_{OH} &= -1 \text{ mA } (A_0 - A_7) \\ I_{OH} &= -3 \text{ mA } (A_0 - A_7) \\ I_{OH} &= -12 \text{ mA } (B_0 - B_7) \\ I_{OH} &= -1 \text{ mA } (A_0 - A_7) \\ I_{OH} &= -3 \text{ mA } (A_0 - A_7) \\ I_{OH} &= -3 \text{ mA } (A_0 - A_7) \\ I_{OH} &= -15 \text{ mA } (B_0 - B_7) \end{split}$	
V _{OL}	Output Low Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.55	v	Min	$\begin{split} I_{OL} &= 20 \text{ mA} (A_0 - A_7) \\ I_{OL} &= 48 \text{ mA} (B_0 - B_7) \\ I_{OL} &= 24 \text{ mA} (A_0 - A_7) \\ I_{OL} &= 64 \text{ mA} (B_0 - B_7) \end{split}$	
IЮ	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V (Non I/O Inputs)	
IBVI	input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V (Non I/O inputs)	
կլ	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V (Non I/O Inputs)	
I _{IH} + Iоzн	Output Leakage Cur	rent			70	μA	Max	$V_{OUT} = 2.7V (A_0 - A_7, B_0 - B_7)$	
IIL + IOZL	Output Leakage Cur	rent			-650	μΑ	Max	$V_{OUT} = 0.5V (A_0 - A_7, B_0 - B_7)$	
los	Output Short-Circuit	Current	-60 -100		- 150 225	mA mA	Max Max	$V_{OUT} = 0V (A_0 - A_7)$ $V_{OUT} = 0V (B_0 - B_7)$	
ICEX	Output HIGH Leakag	ge Current			250	μА	Max	V _{OUT} = V _{CC}	
lzz	Bus Drainage Test				500	μA	0.0V	V _{OUT} = V _{CC}	
ICCH	Power Supply Curren	nt		84	140	mA	Max	V _O = HIGH	
ICCL	Power Supply Curren	nt		105	140	mA	Max	V _O = LOW	
lccz	Power Supply Curren	nt		102	140	mA	Max	$V_{\Omega} = HIGH Z$	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

							•			
			74F		5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Flg No	
		Min	Тур	Max	Mín	Max	Min	Max		
tplH tpHL	Propagation Delay CPA or CPB to B _n or A _n	3.0 4.0	5.5 7.0	7.5 9.0			2.5 3.5	8.5 10.0	ns	2-3
^t PLH	Propagation Delay CPA or CPB to FBA or FAB	3.5	6.0	8.0		_	3.0	9.0	ns	2-3
t _{PHL}	Propagation Delay CFAB or CFBA to FAB or FBA	5.0	9.0	11.5			4.5	13.0	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time \overline{OEA} or \overline{OEB} to A_n or B_n	2.5 3.5	5.5 7.0	7.5 9.5			2.0 3.0	8.5 10.5	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OEA} or \overline{OEB} to A_n or B_n	3.0 2.5	6.5 5.5	9.0 7.5			2.5 2.0	10.0 8.5		2-5

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F		
Symbol	Symbol Parameter		$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A _n , B _n to CPA, CPB	4.0 4.0				4.5 4.5		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n , B _n to CPA, CPB	2.0 2.0				2.5 2.5			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEA, CEB to CPA, CPB	1.0 4.0				1.5 4.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW CEA, CEB to CPA, CPB	2.0 2.0				2.5 2.5			2=0
t _w (H) t _w (L)	Pulse Width, HIGH or LOW CPA or CPB	3.0 3.0				3.5 3.5		ns	2-4
t _w (H)	Pulse Width, HIGH CFAB or CFBA	3.0				3.5		ns	2-4
t _{rec}	Recovery Time CFAB, CFBA to CPA, CPB	9.0				10.0		ns	26

National Semiconductor

54F/74F552 Octal Registered Transceiver with Parity and Flags

General Description

552

The 'F552 octal transceiver contains two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable input as well as a flag flip-flop that is set automatically as the register is loaded. The flag output will be reset when the output enable returns to HIGH after reading the output port. Each register has a separate output enable control for its TRI-STATE® buffer. The separate Clocks, Flags, and Enables provide considerable flexibility as I/O ports for demand-response data transfer. When data is transferred from the Aport to the B-port, a parity bit is generated. On the other hand, when data is transferred from the B-port to the A-port, the parity of input data on B_0-B_7 is checked.

Features


- 8-Bit bidirectional I/O Port with handshake
- Register status flag flip-flops
- Separate clock enable and output enable
- Parity generation and parity check

Connection Diagrams

- B-outputs sink 64 mA
- TRI-STATE outputs

Ordering Code: See Section 5

Logic Symbols



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A0-A7	A-to-B Port Data Inputs or	3.5/1.083	70 μA/-0.65 mA
• •	B-to-A TRI-STATE	150/40 (33.3)	3 mA/24 mA (20 mA)
$B_0 - B_7$	B-to-A Transceiver Inputs or	3.5/1.083	70 µA/−0.65 mA
	A-to-B TRI-STATE Output	600/106.6 (80)	- 12 mA/64 mA (48 mA)
FR	B Port Flag Output	50/33.3	-1 mA/20 mA
FS	A Port Flag Output	50/33.3	-1 mA/20 mA
PARITY	Parity Bit Transceiver Input or Output	3.5/1.083	70 μA/ – 0.65 mA
		600/106.6 (50)	-12 mA/64 mA (48 mA)
ERROR	Parity Check Output (Active LOW)	50/33.3	-1 mA/20 mA
CER	R Registers Clock Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
CES	S Registers Clock Enable Input (Active LOW)	1.0/1.0	20 µA/0.6 mA
CPR	R Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	$20 \mu A / -0.6 m A$
CPS	S Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA
OEBR	B Port and PARITY Output Enable (Active LOW)	1.0/2.0	$20 \mu A / - 1.2 m A$
	and Clear FR Input (Active Rising Edge)		-
OEAS	A Port Output Enable (Active LOW)	1.0/2.0	20 μA/ – 1.2 mA
	and Clear FS Input (Active Rising Edge)		

Functional Description

Data applied to the A-inputs are entered and stored in the R register on the rising edge of the CPR Clock Pulse, provided that the Clock Enable (CER) is LOW; simultaneously, the status flip-flop is set and the flag (FR) output goes HIGH. As the Clock Enable (CER) returns to HIGH, the data will be held in the R register. These data entered from the A-inputs will appear at the B-port I/O pins after the Output Enable (OEBR) has gone LOW. When OEBR is LOW, a parity bit appears at the PARITY pin, which will be set HIGH when there is an even number of 1s or all 0s at the Q outputs of the R register. After the data is assimilated, the receiving system clears the flag FR by changing the signal at the OEBR pin from LOW to HIGH.

Data flow from B-to-A proceeds in the same manner described for A-to-B flow. A LOW at the $\overline{\text{CES}}$ pin and a LOW-to-HIGH transition at CPS pin enters the B-input data and the parity-input data into the S registers and the parity register respectively and set the flag output FS to HIGH. A LOW signal at the $\overline{\text{OEAS}}$ pin enables the A-port I/O pins and a LOW-to-HIGH transition of the $\overline{\text{OEAS}}$ signal clears the FS flag. When $\overline{\text{OEAS}}$ is LOW, the parity check output ERROR will be HIGH if there is an odd number of 1s at the Q outputs of the S registers and the parity register. The flag FS can be cleared by a LOW-to-HIGH transition of the $\overline{\text{OEAS}}$ signal.

Register Function Table

(Applies to R or S Register)

	Inputs		Internal	
D	СР	CE	Q	Function
x	х	н	NC	Hold Data
L	~	L	L	Load Data
x	†	Ē	NC	Keep Old Data

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

____ = LOW-to-HIGH Transition

t = Not LOW-to-HIGH Transition

NC = No Change

Output Control

ō	Ē	Internal Q	A or B Outputs	Function
F	1	X .	z	Disable Output
L		L	L	Enable Output
L		н	н	Enable Output

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

Flag Flip-Flop Function Table

(Applies to R or S Flag Flip-Flop)

	Inputs		Flag	Function
ĈĒ	СР	ŌE	Output	T unedon
н	x	†	NC	Hold Flag
L	~	†	н	Set Flag
X	X	~	L	Clear Flag

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

— = LOW-to-HIGH Transition

† = Not LOW-to-HIGH Transition

NC = No Change

Functional Description

Parity Generation Function

OEBR	Number of HIGHs in the Q Outputs of the R Register	Parity Output
н	×	z
L	0, 2, 4, 6, 8	н
L	1, 3, 5, 7	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial Z = High Impedance

Block Diagram


Parity Check Function

OEAS	Number of HIGHs in the Q Outputs of the S Register	Parity Input	ERROR Output
н	x	x	н
L	0, 2, 4, 6, 8	L L	L
L L	1, 3, 5, 7	L 1	н
L L	0, 2, 4, 6, 8	н	н
L	1, 3, 5, 7	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial



If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
input Voitage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in I OW/ Choke /March	المحرك ببالممقع بمطق ممانية

in LOW State (Max) twice the rated i_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Boro	meter	ŧ	i4F/74	ŕ	Units	Vcc	Conditions
Symbol	Fara	IIIarai	Min	Тур	Max	Units	▼ CC	Conditions
VIH	Input HIGH Vol	tage	2.0			٧		Recognized as a HIGH Signal
VIL	Input LOW Voli	age			0.8	v		Recognized as a LOW Signal
VCD	Input Clamp Di	ode Voltage			-1.2	٧	Min	IIN = -18 mA (CER, CES, CPR, CPS, OEBR, OEAS
V _{OH}	Output HIGH Voltage	54F 10% Vcc 54F 10% Vcc 54F 10% Vcc 74F 10% Vcc 74F 10% Vcc 74F 10% Vcc 74F 5% Vcc 74F 5% Vcc 74F 5% Vcc	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.0			v	Min	$\begin{split} & _{OH} = -1 \text{ mA} (FR, FS, \overline{ERROR}, A_n) \\ & _{OH} = -3 \text{ mA} (A_n, B_n, PARITY) \\ & _{OH} = -12 \text{ mA} (B_n, PARITY) \\ & _{OH} = -1 \text{ mA} (FR, FS, \overline{ERROR}, A_n) \\ & _{OH} = -3 \text{ mA} (A_n, B_n PARITY) \\ & _{OH} = -12 \text{ mA} (B_n, PARITY) \\ & _{OH} = -12 \text{ mA} (B_n, PARITY) \\ & _{OH} = -3 \text{ mA} (A_n, B_n, PARITY) \\ & _{OH} = -3 \text{ mA} (A_n, B_n, PARITY) \\ & _{OH} = -15 \text{ mA} (B_n, PARITY) \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.5 0.55	v	Min	$ \begin{array}{l} I_{OL} = 20 \text{ mA (FR, FS, ERROR, A_n)} \\ I_{OL} = 48 \text{ mA (B}_n, \text{PARITY)} \\ I_{OL} = 20 \text{ mA (FR, FS, ERROR)} \\ I_{OL} = 24 \text{ mA (A}_n) \\ I_{OL} = 64 \text{ mA (B}_n, \text{PARITY)} \end{array} $
Iн	Input HIGH Cur	rent			20	μΑ	Max	$V_{IN} = 2.7V$ (CER, CES, CPR, CPS, OEBR, OEAS)
IBVI	Input HIGH Cur Breakdown Te:				100	μΑ	Max	$V_{IN} = 7.0V (\overline{CER}, \overline{CES}, CPR, CPS, \overline{OEBR}, \overline{OEAS})$
BVIT	Input HIGH Cur Breakdown Ter				1.0	mA	Max	$V_{IN} = 5.5V (A_n, B_n, PARITY)$
Ι _{ΙL}	Input LOW Cun	rent			-0.6 -1.2	mA	Max	$V_{IN} = 0.5V (\overline{CER}, \overline{CES}, CPR, CPS)$ $V_{IN} = 0.5V (\overline{OEBR}, \overline{OEAS})$
lıн + lozн	Output Leakage	e Current			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n, PARITY)$
i _{iL} + Iozl	Output Leakage	e Current		_	-650	μA	Max	V _{OUT} = 0.5V (A _n , B _n , PARITY)
los	Output Short- Circuit Current		-60 -100		- 150 - 225	mA	Max	$V_{OUT} = 0V$ (FR, FS, ERROR, A _n) $V_{OUT} = 0V$ (B _n , PARITY)
ICEX	Output HIGH Lo	eakage Current			250	μA	Max	V _{OUT} = V _{CC} (FR, FS, ERROR, A _n , B _n , PARITY)
zz	Buss Drainage	Test			500	μA	0.0V	$V_{OUT} = V_{CC} (A_n, B_n, PARITY)$
ССН	Power Supply C	Current		100	150	mA	Max	V _O = HIGH
ICCL	Power Supply C	Current		100	150	mA	Max	V _O = LOW
lccz	Power Supply (Current		110	165	mA	Max	V _O = HIGH Z

4

			74F		54	IF	74F			
Symbol	Parameter	ve	A = +25° CC = +5. CL = 50 p	ov	T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
tplh tphl	Propagation Delay CPS or CPR to A _n or B _n	3.5 4.0	6.0 7.0	8.0 9.5			3.0 3.5	9.0 10.5	ns	2-3
tPLH	Propagation Delay CPS or CPR to FS or FR	3.0	5.5	7.5			2.5	8.5	ns	2-3
^t PHL	Propagation Delay OEAS to FS	3.5	6.0	8.0			3.0	9.0	ns	2-3
tern tenr	Propagation Delay CPS to Parity	8.0 8.5	14.0 14.5	18.0 18.5			7.0 7.5	20.0 20.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CPR to ERROR	8.0 7.5	13.5 13.0	17.5 16.5			7.0 6.5	19.5 18.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay OEAS to ERROR	3.5 3.0	6.0 5.0	8.0 7.0			3.0 2.5	9.0 8.0	ns	2-3
t _{PZH} t _{PZL}	Enable Time \overline{OEAS} or \overline{OEBR} to B_n or A_n	3.0 3.5	5.5 7.0	7.5 9.5			2.5 3.0	8.5 10.5	ns	2-5
t _{PHZ}	Disable Time \overline{OEAS} or \overline{OEBR} to B_n or A_n	3.0 3.0	6.5 5.5	8.5 7.5			2.5 2.5	9.5 8.5	115	2-1
t _{PZH} t _{PZL}	Enable Time OEBR to Parity	3.0 3.5	4.5 6.0	7.5 9.5			2.5 3.0	8.5 10.5	ns	2-5
t _{PHZ} t _{PLZ}	Disable Time OEBR to Parity	3.0 3.0	5.5 6.5	8.5 7.5			2.5 2.5	9.5 8.5	1 15	2-:

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54	F	74	4F		
Symbol	Parameter			$T_A, V_{CC} = MII$		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max	1	
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n or B_n or Parity to CPS or CPR	7.5 4.5				8.5 5.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n or B _n or Parity to CPS or CPR	0 0				0			
t _s (H) t _s (L)	Setup, Time HIGH or LOW CES or CER to CPS or CPR	6.0 10.0				7.0 11.5		- ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0				0		.13	2-0
t _w (H) t _w (L)	Pulse Width, HIGH or LOW CPS or CPR	4.0 6.0				4.5 7.0		ns	2-4

National Semiconductor

54F/74F563 Octal D-Type Latch with TRI-STATE® Outputs

General Description

The 'F563 is a high-speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.


This device is functionally identical to the 'F573, but has inverted outputs.


Features

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'F573

Ordering Code: See Section 5


Logic Symbols





Pin Assignment for

Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D0-D7	Data inputs	1.0/1.0	20 µA/−0.6 mA
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 μA/ – 0.6 mA
ŌĒ	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/ − 0.6 mA
$\overline{O}_0 - \overline{O}_7$	TRI-STATE Latch Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)

Functional Description

The 'F563 contains eight D-type latches with TRI-STATE output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The TRI-STATE buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

Function Table

- I	nputs		Internal	Output	Function
ŌĒ	LE	D	q	0	1 dilototi
н	х	х	х	z	High Z
н	н	L	н	z	High Z
н	н	н	L	z	High Z
н	L	x	NC	z	Latched
L L	н	L	н	н	Transparent
L	н	н	L	L	Transparent
L	L	х	NC	NC	Latched


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-65°C to +150°C
-55°C to +125°C
-55°C to +175°C
-0.5V to +7.0V
-0.5V to +7.0V
-30 mA to +5.0 mA
-0.5V to V _{CC}
-0.5V to +5.5V
twice the rated IOL (mA)

In LOW State (Max) Twice the rated IOL (MA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Berg	meter		54F/74F	:	Units	Vcc	Conditions
Symbol	Fala	merer	Min	Тур	Max	Units	*CC	Conditions
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signa
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
ιн	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
IBVI	Input HIGH Curr Breakdown Test				100	μA	Max	V _{IN} = 7.0V
հլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
lozн	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage	Current			-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Ci	rcuit Current	-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
zz	Bus Drainage Te	est			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
ICCL	Power Supply C	urrent		40	61	mA	Max	V _O = LOW
lccz	Power Supply C	urrent		40	61	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		54	4F	7	4F			
Symbol Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = Mil C _L = 50 pF		$T_A, V_{CC} = Com$ $C_L = 50 pF$		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max			
t _{PLH} t _{PHL}	Propagation Delay D_n to \overline{O}_n	3.5 2.5		8.5 6.5	3.0 2.0	10.5 7.5	3.0 2.0	9.5 7.0	ns	2–3	
t _{PLH} t _{PHL}	Propagation Delay LE to \overline{O}_n	4.5 3.0		9.5 7.0	4.0 2.5	11.0 7.5	4.0 2.5	10.5 7.0	ns	23	
t _{PZH} t _{PZL}	Output Enable Time	2.0 3.0		7.5 8.5	2.0 2.5	9.5 10.0	2.0 1.5	9.0 9.5	ns	2-5	
t _{PHZ}	Output Disable Time	1.5 1.5		5.5 5.5	1.5 1.5	7.0 5.5	1.5 1.5	6.5 5.5	10	2-0	

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ Min Max		$T_A, V_{CC} = MII$		T _A , V _{CC} = Com		Units	Fig No
				Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to LE	2.0 2.0		2.0 2.0		2.0 2.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to LE	3.0 3.0		3.0 3.0		3.0 3.0		ns	2-6
t _w (H)	LE Pulse Width, HIGH	4.0		4.0		4.0		ns	2-4



54F/74F564 Octal D-Type Flip-Flop with TRI-STATE® Outputs

General Description


The 'F564 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (\overline{OE}). The information presented to the D inputs is sorted in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 'F574, but has inverted outputs.

Ordering Code: See Section 5

Features

- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'F574
- TRI-STATE outputs for bus-oriented applications



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
D ₀ -D ₇ CP OE Ō ₀ -Ō ₇	Data Inputs Clock Pulse Input (Active Rising Edge) TRI-STATE Output Enable Input (Active LOW) TRI-STATE Outputs	1.0/1.0 1.0/1.0 1.0/1.0 150/40 (33.3)	20 μA/-0.6 mA 20 μA/-0.6 mA 20 μA/-0.6 mA -3 mA/24 mA (20 mA)		

Functional Description

The 'F564 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flipflops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

Function Table								
k	nputs		Internal	Outputs	Function			
ÖE	CP	D	Q	0	- Alloudin			
н	н	L	NC	z	Hold			
н	н	н	NC	z	Hold			
н	\checkmark	L	н	z	Load			
н	~	н	L	z	Load			
L	~	L	н	н	Data Available			
L	~	н	L	L	Data Available			
L	н	L	NC	NC	No Change in Data			
L	н	н	NC	NC	No Change in Data			
H ≃ HIGH Voltage Level								


L = LOW Voltage Level

X = Immaterial Z = High Impedance

= LOW-to-HIGH Transition

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	- 55°C to + 175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	30 mA to + 5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the reted loc (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life Impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Dor	Parameter		54F/74	-	Units	Vcc	Conditions
•,	Fai	Min	Тур	Max		•CC	Conditions	
VIH	Input HIGH Volt	2.0			v		Recognized as a HIGH Signa	
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = −18 mA
Vон	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F% 10% V _{CC} 74F% 10% V _{CC} 74F% 5% V _{CC} 74F% 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$
ίн	Input HIGH Curr	ent			20	μΑ	Мах	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Tes				100	μA	Max	V _{IN} = 7.0V
կլ	Input LOW Curr	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
lozн	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
^I OZL	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le			250	μΑ	Max	$V_{OUT} = V_{CC}$	
IZZ	Bus Drainage T			500	μΑ	0.0V	$V_{OUT} = V_{CC}$	
lccz	Power Supply C	urrent		55	86	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		$74F \\ T_A = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_L = 50 \text{ pF}$			54F T _A , V _{CC} = Mii C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	
Symbol	Parameter									Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100			60		70		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to \overline{O}_n	2.5 2.5	5.2 5.9	8.5 8.5	2.5 2.5	9.5 9.5	2.5 2.5	8.5 8.5	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	3.0 3.0	5.6 6.2	9.0 9.0	2.5 2.5	10.5 10.5	2.5 2.5	10.0 10.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.5	3.4 2.7	5.5 5.5	1.5 1.5	7.0 7.0	1.5 1.5	6.5 6.5	10	2-5

AC Operating Requirements: See Section 2 for Waveforms

		$74F$ $T_{A} = +25°C$ $V_{CC} = +5.0V$		54F T _A , V _{CC} = Mil		74F T _A , V _{CC} = Com		Units	Fig No
Symbol	Parameter								
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	2.0 2.5		2.5 3.0		2.0 2.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.0 2.0		2.0 2.0		2.0 2.0			2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-4

National Semiconductor

54F/74F568 • 54F/74F569 4-Bit Bidirectional Counters with TRI-STATE® Outputs

General Description


The 'F568 and 'F569 are fully synchronous, reversible counters with TRI-STATE outputs. The 'F568 is a BCD decade counter; the 'F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D̄ input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry (CC) and Terminal Count (TC) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable

(OE) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.

Features

- Synchronous counting and loading
- Lookahead carry capability for easy cascading
- Preset capability for programmable operation
- TRI-STATE outputs for bus organized systems

Ordering Code: See Section 5



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
P0-P3	Parallel Data Inputs	1.0/1.0	20 µA/−0.6 mA		
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 µA/ −0.6 mA		
CET	Count Enable Trickle Input (Active LOW)	1.0/1.0	20 µA/−1.2 mA		
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/−0.6 mA		
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 µA/ - 1.2 mA		
U/D	Up/Down Count Control Input	1.0/1.0	20 µA/−0.6 mA		
ŌĒ	Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
MR	Master Reset input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
SR	Synchronous Reset Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
O ₀ -O ₃	TRI-STATE Parallel Data Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)		
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA		
<u>77</u>	Clocked Carry Output (Active LOW)	50/33.3	-1 mA/20 mA		

Functional Description

The 'F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The 'F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occurs synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence; asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs-Master Reset (MR), Synchronous Reset (SR), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle CET)-plus the Up/Down (U/D) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With MR, SR and PE HIGH, CEP and CET permit counting when both are LOW. Conversely, a HIGH signal on either CEP or CET inhibits counting.

The 'F568 and 'F569 use edge-triggered flip-flops and changing the \overline{SR} , \overline{PE} , \overline{CEP} , \overline{CET} or U/D inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count (TC) output is normally HIGH and goes LOW providing \overrightarrow{CET} is LOW, when the

counter reaches zero in the Down mode, or reaches maximum (9 for the 'F568, 15 for the 'F569) in the Up mode. $\overline{\text{TC}}$ will then remain LOW until a state change occurs, whether by counting or presetting, or until U/D or CET is changed. To implement synchronous multistage counters, the connections between the $\overline{\text{TC}}$ output and the CEP and CET inputs can provide either slow or fast carry propagation.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to TC delay of the first stage, plus the cumulative CET to TC delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 ('F568) or 16 ('F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to TC delay of the first stage plus the CEP to CP setup time of the last stage. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry (CC) output is provided. The CC output is normally HIGH. When CEP, CET, and TC are LOW, the CC output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the CC Truth Table. When the Output Enable (\overline{OE}) is LOW, the parallel data outputs O₀-O₃ are active and follow the flip-flop Q outputs. A HIGH signal on OE forces O0-O3 to the High Z state but does not prevent counting, loading or resetting.

Logic Equations

CC Truth Table

	Output					
SR	PE	CEP	CET	TC'	СР	2
L	х	x	х	x	x	т
x	L	х	x	x	x	н
x	х	н	x	x	x	н
x	х	х	н	x	x	н
х	х	х	x	н	x	н
н	н	L	L	L	J	ъ

•TC is generated internally

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

□__ = HIGH-to-LOW-to-HIGH Clock Transition

		Operating				
MR	SR	PE	CEP	CET	U/D	Mode
L	х	X.	х	x	х	Asynchronous Reset
н	L	х	x	x	x	Synchronous Reset
н	н	L	x	×	x	Parallel Load
н	н	н	н	x	x	Hold
н	н	н	X	н	x	Hold
н	н	н	L	L	н	Count Up
н	н	н	L	L	L	Count Down

H=HIGH Voltage Level

L=LOW Voitage Level

X = Immaterial






FIGURE 1: Multistage Counter with Ripple Carry


TL/F/9565-5




State Diagrams








4-475





4

568•569

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Suppiy Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
			Min	Тур	Max	Onits	•CC	Conditions	
ViH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} \left(\overline{\text{TC}}, \overline{\text{CC}}, \text{O}_{n}\right) \\ I_{OH} &= -3 \text{ mA} \left(\text{O}_{n}\right) \\ I_{OH} &= -1 \text{ mA} \left(\overline{\text{TC}}, \overline{\text{CC}}, \text{O}_{n}\right) \\ I_{OH} &= -3 \text{ mA} \left(\text{O}_{n}\right) \\ I_{OH} &= -1 \text{ mA} \left(\overline{\text{TC}}, \overline{\text{CC}}, \text{O}_{n}\right) \\ I_{OH} &= -3 \text{ mA} \left(\text{O}_{n}\right) \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$\begin{split} I_{OL} &= 20 \text{ mA } (\overline{\text{TC}}, \overline{\text{CC}}, O_{\text{n}}) \\ I_{OL} &= 20 \text{ mA } (\overline{\text{TC}}, \overline{\text{CC}}) \\ I_{OL} &= 24 \text{ mA } (O_{\text{n}}) \end{split}$	
liH	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
ΙL	Input LOW Current				-0.6 -1.2	mA mA	Max Max	$V_{IN} = 0.5V (P_n, \overline{CEP}, CP, U/\overline{D}, \overline{OE}, \overline{MR}, \overline{SR})$ $V_{IN} = 0.5V (\overline{PE}, \overline{CET})$	
lozh	Output Leakage	e Current			50	μA	Max	$V_{OUT} = 2.7V (O_n)$	
IOZL	Output Leakage	e Current			-50	μA	Max	$V_{OUT} = 0.5V (O_n)$	
los	Output Short-C	ircuit Current	-60		-150	mA	Max	$V_{OUT} = 0V (\overline{TC}, \overline{CC}, O_n)$	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC} (\overline{TC}, \overline{CC}, O_n)$	
Izz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC} (O_n)$	
Іссн	Power Supply Current			45	67	mA	Max	V _O = HIGH	
ICCL	Power Supply (Current		45	67	mA	Max	V _O = LOW	
lccz	Power Supply (Current		45	67	mA	Max	V _O = HIGH Z	

'F568

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			54F T _A , V _{CC} = Mii C _L = 50 pF		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
	Parameter									
		Min	Тур	Max	Min	Max	Min	Max		[
f _{max}	Maximum Clock Frequency	100	115				90		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to O _n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5			3.0 4.0	9.5 13.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to \overline{TC}	5.5 4.0	12.0 8.5	15.5 11.0			5.5 4.0	17.5 12.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay	2.5 2.5	4.5 6.0	6.0 8.0			2.5 2.5	7.0 9.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay U/D to TC	3.5 4.0	8.5 12.5	11.0 16.0			3.5 4.0	12.5 18.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CP to CC	2.5 2.0	5.5 4.5	7.0 6.0			2.5 2.0	8.0 7.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CEP, CET to CC	2.5 4.0	5.0 8.5	6.5 11.0			2.5 4.0	7.5 12.5	ns	2–3
t _{PHL}	Propagation Delay \overline{MR} to O_n	5.0	10.0	13.0			5.0	14.5	ns	23
t _{PZH} t _{PZL}	Output Enable Time OE to O _n	2.5 3.0	5.5 6.0	7.0 8.0			2.5 3.0	8.0 9.0	- ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time OE to O _n	1.5 2.0	5.0 4.5	6.5 6.0			1.5 2.0	7.5 7.0	611	2-0

'F568

AC Operating Requirements: See Section 2 for Waveforms

Symbol		74F	54F	74F	Units	Fig No
	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$	$T_A, V_{CC} = M$	II T _A , V _{CC} = Com		
		Min Max	Min N	Aax Min Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW Pn to CP	4.0 4.0		4.5 4.5		2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	3.0 3.0		3.5 3.5	– ns	
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	5.0 5.0		6.0 6.0		2–6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0		0	- ns	
t _s (H) t _s (L)	Setup Time, HIGH or LOW PE to CP	8.0 8.0		9.0 9.0		2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE to CP	0 0		0	– ns	
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/D to CP	11.0 16.0		12.5 17.5	ns	2-
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0		0	ns	2-
t _s (H) t _s (L)	Setup Time, HIGH or LOW	9.5 8.5		10.5 9.5		
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0		0	– ns	2-
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	4.0 6.0		4.5 6.5	ns	2-
t _w (L)	MR Pulse Width, LOW	4.5		5.0	ns	2
t _{rec}	MR Recovery Time	6.0		7.0	ns	2-

568•569

'F569

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF} $			54F T _A , V _{CC} = Mii C _L = 50 pF		$74F$ $T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
	Parameter									
		Min	Тур	Max	Min	Max	Min	Max		L
f _{max}	Maximum Clock Frequency	90					70		MHz	2–1
t _{PLH} t _{PHL}	Propagation Delay CP to O_n (PE HIGH or LOW)	3.0 4.0	6.5 9.0	8.5 11.5			3.0 4.0	9.5 13.0	ns	2-3
^t PLH ^t PHL	Propagation Delay CP to TC	5.5 4.0	12.0 8.5	15.5 12.5			5.5 4.0	17.5 13.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CET to TC	2.5 2.5	4.5 6.0	6.5 11.0			2.5 2.5	7.0 12.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay U/D to TC	3.5 4.0	8.5 8.0	11.5 12.0			3.5 4.0	12.5 13.0	ns	2–3
t _{PLH} t _{PHL}	Propagation Delay CP to CC	2.0 2.0	5.5 4.5	7.0 6.0			2.0 2.0	8.0 7.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay CEP, CET to CC	2.0 4.0	5.0 8.5	6.5 11.0			2.0 4.0	7.5 12.5	ns	2–3
t _{PHL}	Propagation Delay $\overline{\text{MR}}$ to O_n	5.0	10.0	13.0			5.0	14.5	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time \overline{OE} to O_n	2.5 3.0	5.5 6.0	8.0 9.0			2.5 3.0	8.5 10.0	– ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time OE to O _n	1.5 2.0	5.0 4.5	7.0 6.0			1.5 2.0	8.0 7.0		2-0

'F569

568+569

AC Operating Requirements: See Section 2 for Waveforms

		74F	54F		7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$	T _A , V _{CC}	T _A , V _{CC} = MII		; = Com	Units	Fig No
		Min Max	Min	Max	Min Max			
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP	4.0 4.0			4.5 4.5			
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	3.0 3.0			3.5 3.5		- ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEP or CET to CP	7.0 5.0			8.0 6.5			
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0.5			0 0.5		- ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW	8.0 8.0			9.0 9.0			
t _h (H) t _h (L)	Hold Time, HIGH or LOW PE to CP	1.0 0			1.0 0		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW U/\overline{D} to CP	11.0 7.0			12.5 8.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW リ/D to CP	0 0			0		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW	10.5 8.5			11.0 9.5			
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0 0			0		ns	2–6
t _w (H) t _w (L)	CP Pulse Width, HIGH or LOW	4.0 7.0			4.5 8.0		ns	2-4
t _w (L)	MR Pulse Width, LOW	4.5			6.0		ns	2-4
t _{rec}	MR Recovery Time	7.0			8.0		ns	2-6



54F/74F573 Octal D-Type Latch with TRI-STATE® Outputs

General Description

The 'F573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (\overline{OE}) inputs.

This device is functionally identical to the 'F373 but has different pinouts.


Features


- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- Useful as input or output port for microprocessors
- Functionally identical to 'F373
- TRI-STATE outputs for bus interfacing

Connection Diagrams


Ordering Code: See Section 5

Logic Symbol





Pin Assignment for



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D ₀ -D ₇	Data Inputs	1.0/1.0	20 µA/−0.6 mA
LE	Latch Enable Input (Active HIGH)	1.0/1.0	20 µA/−0.6 mA
ŌĒ	TRI-STATE Output Enable Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
00-07	TRI-STATE Latch Outputs	150/40(33.3)	-3 mA/24 mA (20 mA)

Functional Description

Logic Diagram

The 'F573 contains eight D-type latches with 3-state output buffers. When the Latch Enable (LE) input is HIGH, data on the D_n inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its D input changes. When LE is LOW the latches store the information that was present on the D inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-state buffers are controlled by the Output Enable (\overline{OE}) input. When \overline{OE} is LOW, the buffers are in the bi-state mode. When \overline{OE} is HIGH the buffers are in the high impedance mode but this does not interfer with entering new data into the latches.

Function Table


	Outputs		
ŌE	LE	D	0
L	н	н	н
L	н	L	L
L	L	x	O ₀
Н	x	X	Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

O0 = Value stored from previous clock cycle



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to $+7.0V$
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter -		54F/74F			Units	Vcc	Conditions	
Symbol			Min	Тур	Max	Çintə	VCC	Conditions	
VIH	Input HIGH Volt	2.0			v		Recognized as a HIGH Signal		
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
VCD	Input Clamp Dio	de Voltage			1.2	v	Min	l _{IN} = -18 mA	
V _{OH}	Output HIGH Voitage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 24 mA	
IIH	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Curre	ənt			-0.6	mA	Max	$V_{IN} = 0.5V$	
lozh	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$	
OZL	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$	
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	$V_{OUT} = 0V$	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$	
Izz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$	
ICCL	Power Supply C		35	55	mA	Max	V _O = LOW		
lccz	Power Supply C	urrent		35	55	mA	Max	V _O = HIGH Z	

573

AC Electrical Characteristics

		74F		54F		74F				
Symbol Parameter		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L ≈ 50 pF		Units	Fig No	
		Min	Тур	Max	Min	Max	Min	Max		
tplh tphl	Propagation Delay D _n to O _n	3.0 2.0	5.3 3.7	7.0 6.0	3.0 2.0	9.0 7.0	3.0 2.0	8.0 6.5	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	5.0 3.0	9.0 5.2	11.0 7.0	5.0 3.0	13.5 7.5	5.0 3.0	12.0 7.0	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	2.0 2.0	5.0 5.6	8.0 8.5	2.0 2.0	10.0 10.0	2.0 2.0	9.0 9.5	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.5	4.5 3.8	5.5 5.5	1.5 1.5	7.0 5.5	1.5 1.5	6.5 5.5	115	2-5

AC Operating Requirements

			74F		F	74F			
Symbol Parameter		T _A = +25°C V _{CC} = +5.0V		T _A , V _{CC}	; = Mil	T _A , V _{CC}	; = Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H)	Setup Time, HIGH or LOW	2.0		2.0		2.0			
t _s (L)	D _n to LE	2.0		2.0		2.0		ns	2-6
t _h (H)	Hold Time, HIGH or LOW	3.0		3.0		3.0			
t _h (L)	D _n to LE	3.5		4.0		3.5			
t _w (H)	LE Pulse Width, HIGH	4.0		4.0		4.0		ns	2-4

National Semiconductor

54F/74F574 Octal D-Type Flip-Flop with TRI-STATE® Outputs


General Description


The 'F574 is a high-speed, low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (OE). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.

This device is functionally identical to the 'F374 except for the pinouts.

Ordering Code: See Section 5

Logic Symbols





Pin Assianment

Functionally identical to 'F374


Features

Inputs and outputs on opposite sides of package

Useful as input or output port for microprocessors

TRI-STATE outputs for bus-oriented applications

allowing easy interface with microprocessors



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
D ₀ -D ₇ CP	Data Inputs Clock Pulse Input (Active LOW)	1.0/1.0 1.0/1.0	20 μA/ – 0.6 mA 20 μA/ – 0.6 mA		
0 0 0 0 0 7	TRI-STATE Output Enable Input (Active LOW) TRI-STATE Outputs	1.0/1.0 150/40 (33.3)	$20 \ \mu A / -0.6 \ mA$ -3 mA/24 mA (20 mA)		

574

Functional Description

The 'F574 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flipflops are available at the outputs. When OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

Function Table								
l I	Inputs		Internal Outputs		Function			
ŌĒ	СР	D	q	0	. unotion			
н	н	L	NC	z	Hold			
н	н	н	NC	z	Hold			
н	\checkmark	L	L	z	Load			
н	~	н	н	z	Load			
L	\checkmark	L	L	L	Data Available			
L	\sim	н	н	н	Data Available			
L	н	L	NC	NC	No Change in Data			
L	н	н	NC	NC	No Change in Data			

H = HIGH Voltage Level


L = LOW Voltage Level

X = Immaterial

Z = High Impedance / = LOW-to-HIGH Transition

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

-55°C to +125°C
0°C to + 70°C
+ 4.5V to + 5.5V
+4.5V to +5.5V

Symbol	Bara	meter		54F/74F	:	Units	Vcc	Conditions
Symbol	raia	mara:	Min	Тур	Max	Unita	*CC	Conditions
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	V	Min	l _{IN} =18 mA
Voh	Output HIGH Voitage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$i_{OH} = -1 \text{ mA}$ $i_{OH} = -3 \text{ mA}$ $i_{OH} = -1 \text{ mA}$ $i_{OH} = -3 \text{ mA}$ $i_{OH} = -1 \text{ mA}$ $i_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	i _{OL} = 20 mA i _{OL} = 24 mA
lін	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V$
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
I _{IL}	Input LOW Curre	ent			-0.6	mA	Max	V _{IN} = 0.5V
lozh	Output Leakage	Current			50	μA	Max	V _{OUT} = 2.7V
lozL	Output Leakage	Current			- 50	μA	Max	V _{OUT} = 0.5V
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V
CEX	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} = V _{CC}
IZZ	Bus Drainage Te	est			500	μΑ	0.0V	V _{OUT} = V _{CC}
lccz	Power Supply C	urrent		55	86	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

							•			
		74F			5	4F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		٥V	T _A , V _{CC} = MII C _L = 50 pF		$T_{A_{J}} V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100			60		70		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to O _n	2.5 2.5	5.3 5.3	8.5 8.5	2.5 2.5	9.5 9.5	2.5 2.5	8.5 8.5	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time	3.0 3.0	5.5 6.0	9.0 9.0	2.5 2.5	10.5 10.5	2.5 2.5	10.0 10.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.5	3.3 2.8	5.5 5.5	1.5 1.5	7.0 7.0	1.5 1.5	6.5 6.5		

AC Operating Requirements: See Section 2 for Waveforms

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54	54F		4F		
Symbol	Parameter			T _A , V _{CC} = Mil		$T_A, V_{CC} = Com$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Set-up Time, HIGH or LOW D _n to CP	2.5 2.0		3.0 2.5		2.5 2.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.0 2.0		2.0 2.0		2.0 2.0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-4

579

National Semiconductor

54F/74F579 8-Bit Bidirectional Binary Counter with TRI-STATE® Outputs


General Description

The 'F579 is a fully synchronous 8-stage up/down counter with multiplexed TRI-STATE I/O ports for bus-oriented applications. It features a preset capability for programmable operation, carry lookahead for easy cascading and a U/\overline{D} input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the rising edge of the clock.

Logic Symbols


Features

- Multiplexed TRI-STATE I/O ports
- Built-in lookahead carry capability
- Count frequency 100 MHz typ
- Supply current 75 mA typ



Connection Diagrams

Δ






54F/74F582 4-Bit BCD Arithmetic Logic Unit

General Description

The 'F582 is a 24-pin expandable Arithmetic Logic Unit (ALU) that performs two arithmetic operations (A plus B, A minus B), compare (A equals B), and binary to BCD conversion. In addition to a ripple carry output, carry Propagate (P) and Generate (G) outputs are provided for use with the 'F182 carry lookahead generator for high-speed expansion to higher decades. It is functionally equivalent to the 82S82.

Ordering Code: See Section 5

Logic Symbols



Pin Assignment for DIP, SOIC and Flatpak B₂ 24 Vcc 23 ⊼/s -NC 22 -81 8, 21 - A2 . 20 - 41 C/Ì - 40 ā 19 18 -80 17 -F0 C/8_+4 NC 16 -F, A=R 10 -NC 15 NC-11 14 -F3 GND 12 13 F2

Features

.

Performs four BCD functions

■ Supply current 80 mA max

24-Lead 300 mil slim package

Add/subtract delay 22 ns max

Lookahead delay 15.5 ns max

Connection Diagrams

NC 15


F3 16

F4 17

NC 18

TL/F/9569-2

P and G outputs for high-speed expansion



19 20 21 22 23 24 25

F2 F0 B0 NC A0 A1 A2

I INC

28 V_{CC}

27 NC

🕻 🛯 B,

TL/F/9569-3

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	IF/74F	
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}	
A0-A3	A Operand Inputs	1.0/2.0	20 μA/-1.2 mA	
Bo	B Operand Input	1.0/1.0	20 µA/-0.6 mA	
B ₁	B Operand Input	1.0/5.0	20 µA/ - 3 mA	
B ₂	B Operand Input	1.0/3.0	20 µA/ - 1.8 mA	
B ₃	B Operand Input	1.0/2.0	20 µA/-1.2 mA	
F ₀ -F ₃	Functional Outputs	50/33.3	-1 mA/20 mA	
A = B	Comparator Output	OC*/33.3	*/20 mA	
P	Carry Propagate Output	50/33.3	-1 mA/20 mA	
G	Carry Generate Output	50/33.3	-1 mA/20 mA	
C/B	Carry/Borrow Input	1.0/1.0	20 µA/ −0.6 mA	
C/B _{n+4}	Carry/Borrow Output	50/33.3	-1 mA/20 mA	
Ā/S	Add/Subtract	1.0/3.0	20 µA/−1.8 mA	

*OC-Open Collector

Functional Description

The 'F582 Binary Coded Decimal (BCD) Arithmetic Logic Unit (ALU) is a 24-pin expandable unit that performs addition, subtraction, comparison of two numbers, and binary to BCD conversion.


The 'F582's input and output logic includes a Carry/Borrow which is generated internally in the lookahead mode, allowing BCD arithmetic to be computed directly. For more than one BCD decade, the Carry/Borrow term may ripple between 'F582s.

When \overline{A}/S is LOW, BCD addition is performed (A + B + C/B = F). If the sum is greater than 9, binary to BCD conversion results at the output.

When \overline{A}/S is HIGH, subtraction is performed. If the C/ \overline{B} is LOW, then the subtraction is accomplished by internally

computing the 9s complement addition of two BCD numbers (A-B-1 = F). When C/\overline{B} is HIGH, the difference of the two numbers is figured as A-B = F. For A greater than or equal to B, the BCD difference appears at the output F in its true form. If A is less than B and C/\overline{B} is HIGH, the difference appears at the output as the 10s complement of the true form. If A is less than B and C/\overline{B} is LOW, the 9s complement of the true form appears at the output F. As long as A is less than B, and Active LOW borrow is also generated.

The 'F582 also performs binary to BCD conversion. For inputs between 10 and 15, binary to BCD conversion occurs by grounding the B inputs and applying the binary number to the other set of inputs. This will generate a carry term to the next decade.



Logic Diagram

4-494

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Contaitions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Bara	meter		54F/74I	=	Units	Vcc	Conditions
Symbol	Faia		Min	Тур	Max	Units	VCC	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
V _{IL}	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Ciamp Dio	de Voltage			-1.2	v	Min	l _{IN} = −18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$ \begin{split} & i_{OH} = -1 \text{ mA} \left(F_n, \overline{P}, \overline{G}, C/\overline{B}_n + 4\right) \\ & i_{OH} = -1 \text{ mA} \left(F_n, \overline{P}, \overline{G}, C/\overline{B}_n + 4\right) \\ & i_{OH} = -1 \text{ mA} \left(F_n, \overline{P}, \overline{G}, C/\overline{B}_n + 4\right) \end{split} $
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
l _{iH}	Input HIGH Curr	rent			20	μΑ	Max	V _{IN} = 2.7V
^Į BVI	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
۱ _{IL}	Input LOW Curr	ent			-0.6 -1.2 -1.8 -3.0	mA	Max	$ \begin{array}{l} V_{IN} = 0.5V \left(B_0, C/\overline{B} \right) \\ V_{IN} = 0.5V \left(A_n, B_3 \right) \\ V_{IN} = 0.5V \left(\overline{A}/S, B_2 \right) \\ V_{IN} = 0.5V \left(B_1 \right) \end{array} $
los	Output Short-Ci	rcuit Current	-60		- 150	mA	Max	$V_{OUT} = 0V (F_n, \overline{P}, \overline{G}, C/\overline{B}_{n + 4})$
ICEX	Output HIGH Le	eakage Current			250	μA	Max	$V_{OUT} = V_{CC}$
ЮНС	Open Collector, OFF Leakage T	•			250	μΑ	Min	$V_{OUT} = V_{CC} (A = B)$
Icc	Power Supply C	urrent		50	80	mA	Max	V _O = LOW

		7	4F	54	F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC}	; = MII	T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
telh tehl	Propagation Delay A _n or B _n to F _n	2.5 2.5	29.0 22.0			2.5 2.5	31.0 23.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay A_n or B_n to C/\overline{B}_{n+4}	4.0 4.0	21.5 16.0			4.0 4.0	24.0 17.5	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay C/\overline{B}_n to C/\overline{B}_{n+4}	3.5 2.0	8.5 6.5			3.0 2.0	9.5 7.0	ns	2-:
tpLH tpHL	Propagation Delay A_n or B_n to $A = B$	8.0 6.0	35.0 25.0			7.5 5.5	28.5 24.5	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay A _n or B _n to G or P	4.0 3.5	18.0 15.5			4.0 3.5	19.0 16.5	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay A/S to F _n	2.5 7.0	33.0 18.0			2.5 6.5	34.0 19.5	ns	2-:
t _{PLH} t _{PHL}	Propagation Delay C/B to Fn	4.0 2.5	21.0 14.0			3.5 2.5	23.0 15.5	ns	2-:

National Semiconductor

54F/74F583 4-Bit BCD Adder


General Description


The 'F583 high-speed 4-bit, BCD full adder with internal carry lookahead accepts two 4-bit decimal numbers (A_0 - A_3 , B_0 - B_3) and a Carry Input (C_n). It generates the decimal sum outputs (S_0 - S_3), and a Carry Output (C_{n+4}) if the sum is greater than 9. The 'F583 is the functional equivalent of the 82S83.

Features


- Adds two decimal numbers
- Full internal lookahead
- E Fast ripple carry for economical expansion
- Sum output delay time 16.5 ns max
- Ripple carry delay time 8.5 ns max
- Input to ripple delay time 14.0 ns max
- Supply current 60 mA max

Ordering Code: See Section 5 Logic Symbols





Connection Diagrams



TL/F/9570-3

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A ₀ -A ₃	A Operand Inputs	1.0/2.0	20 μA/ – 1.2 mA		
B0-B3	B Operand Inputs	1.0/2.0	20 µA/ - 1.2 mA		
Cn	Carry Input	1.0/1.0	20 µA/ - 0.6 mA		
S0-S3	Sum Outputs	50/33.3	-1 mA/20 mA		
Cn+4	Carry Output	50/33.3	-1 mA/20 mA		


4-497

Functional Description

The 'F583 4-bit binary coded (BCD) full adder performs the addition of two decimal numbers (A_0-A_3 , B_0-B_3). The lookahead generates the BCD carry terms internally, allowing the 'F583 to then do BCD addition correctly. For BCD numbers 0 through 9 at A and B inputs, the BCD sum forms at the output. In the addition of two BCD numbers totalling a number greater than 9, a valid BCD number and a carry will result.

Logic Diagram

For input values larger than 9, the number is converted from binary to BCD. Binary to BCD conversion occurs by grounding one set of inputs, A_n or B_n , and applying any 4-bit binary number to the other set of inputs. If the input is between 0 and 9, a BCD number occurs at the output. If the binary input falls between 10 and 15, a carry term is generated. Both the carry term and the sum are the BCD equivalent of the binary input. Converting binary numbers greater than 16 may be achieved through cascading 'F583s.



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Te

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Doro	meter		54F/74	•	Units	Vcc	Conditions	
Symbol	Fala	merer	Min	Тур	Max		VCC	Conditions	
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Signa	
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1 .2	v	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
lін	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V	
[]] BVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
IIL	Input LOW Curre	ent			-0.6 -1.2	mA	Max	$V_{IN} = 0.5V$ (C _n) $V_{IN} = 0.5V$ (A _n , B _n)	
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$	
ICCL	Power Supply C	urrent		40	60	mA	Max	V _O = LOW	

AC Ele	ectrical Chara	cteris	i cs: See	e Section 2	for Wavefo	orms and L	oad Config	jurations		
		$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$								
Symbol	Parameter	v	CC = +5.0	v					Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n or B _n to S _n	2.5 2.5	13.0 11.0	16.5 14.0	2.5 2.5	20.5 19.0	2.5 2.5	17.5 15.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay C_n to C_{n+4}	2.5 2.5	6.5 5.0	8.5 6.5	2.5 2.5	10.5 8.5	2.5 2.5	9.5 7.5	ns	2–3
telh tehl	Propagation Delay A_n or B_n to C_{n+4}	4.0 4.0	11.0 8.0	14.0 10.5	4.0 4.0	19.5 13.5	4.0 4.0	15.0 11.5	ns	2-3

National Semiconductor

54F/74F588 Octal Bidirectional Transceiver with TRI-STATE® Inputs/Outputs and IEEE-488 Termination Resistors


General Description

The 'F588 contains eight non-inverting bidirectional buffers with TRI-STATE outputs and is intended for bus-oriented applications. The B ports have termination resistors as specified in the IEEE-488 specifications. Current sinking capability is 24 mA (20 mA mil) at the A ports and 64 mA (48 mA mil) at the B ports. The Transmit/Receive (T/ \bar{R}) input determines the direction of data flow through the bidirectional transceiver. Transmit (active HIGH) enables data from A ports to B ports; Receive (active LOW) enables

Ordering Code: See Section 5

A1 A2 A3 A4 A5 A8 A7

Logic Symbols



Connection Diagrams

impedance condition.

Non-inverting buffers


Bidirectional data path

Features

data from B ports to A ports. The Output Enable input, when

HIGH, disables both A and B ports by placing them in a high

B outputs sink 64 mA (48 mA mil), source 12 mA



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		put 1.0/2.0 20 μA/ - 1.2 mA 3.5/1.083 70 μA/ - 0.65 mA 150/40 (33.3) -3 mA/24 mA (20 mA) •T/5.33 •T/3.2 mA	
Pin Names	Description		
ŌĒ	Output Enable Input (Active LOW)	1.0/2.0	20 µA/-1.2 mA
T/R	Transmit/Receive Control Input	1.0/2.0	$20 \mu \text{A} / - 1.2 \text{mA}$
A0-A7	A Port Inputs or	3.5/1.083	$70 \mu A / -0.65 m A$
	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
B0-B7	B Port Inputs or	*T/5.33	*T/3.2 mA
	TRI-STATE Outputs	600/106.6 (80)	—12 mA/64 mA (48 mA)


*T = Resistive Termination per IEEE-488 Standard

Truth Table

588


Inp	outs	Outputs
ŌE	T/R	Culpula
L	L	Bus B Data to Bus A
L L	н	Bus A Data to Bus B
н	x	High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

B Port Input Characteristic with T/ \overline{R} LOW



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Commercial

Free Air Ambient Temperature -55°C to +125°C Military Commercial Supply Voltage Military

0°C to + 70°C ± 4.5 V to ± 5.5 V

	4.0 4	ω	-0.04	
+	4.5V	to	+ 5.5V	

Symbol	Para	meter		54F/74F		Units	Vcc	Conditions					
Symbol	Fara	meter	Min	Тур	Max	Units	▼CC						
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signa					
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signa					
V _{CD}	Input Clamp Dio	de Voltage			- 1.2	v	Min	$I_{\rm IN} = -18 {\rm mA} (\overline{\rm OE}, {\rm T}/\overline{\rm R})$					
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} (A_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -12 \text{ mA} (B_n) \\ I_{OH} &= -1 \text{ mA} (A_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -12 \text{ mA} (B_n) \\ I_{OH} &= -12 \text{ mA} (A_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -3 \text{ mA} (A_n, B_n) \\ I_{OH} &= -15 \text{ mA} (B_n) \end{split}$					
V _{OL}	74F 5% V _{CC} Output LOW 54F 10% V _{CC} Voltage 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}				0.5 0.55 0.5 0.55	v	Min	$I_{OL} = 20 \text{ mA} (A_n)$ $I_{OL} = 48 \text{ mA} (B_n)$ $I_{OL} = 24 \text{ mA} (A_n)$ $I_{OL} = 64 \text{ mA} (B_n)$					
Ιн	Input HIGH Curr	ent			20	μΑ	Max	$V_{IN} = 2.7V (\overline{O}E, T/\overline{R})$					
I _{IH} + Iozн	I _{IH} IEEE-488		700		2.5	μA mA	4.75 5.25	$V_{IN} = 5.0V (B_n)$ $V_{IN} = 5.5V (B_n)$					
l _{IL} + I _{OZL}	i _{IL} IEEE-488		- 1.3		-3.2	mA	4.75 5.25	$V_{IN} = 0.4V (B_n)$ $V_{IN} = 0.4V (B_n)$					
V _{NL}	No Load Voltage	9	2.5		3.7	v	4.75 5.25	$I_{IN} = 0V (B_n)$ $I_{IN} = 0V (B_n)$					
IBVI	Input HIGH Current Breakdown Test				100	μA	Max	V _{IN} = 7.0V (ÕE, T/R)					
BVIT	Input HIGH Current Breakdown Test (I/O)				1.0	mA	Max	$V_{IN} = 5.5V(A_n)$					
hL	Input LOW Curre	ənt			-1.2	mA	Max	V _{IN} ≃ 0.5V (ŌE, T/R̄)					
liн + lozн	Output Leakage	Current			70	μA	Max	$V_{OUT} = 2.7 V (A_p)$					

DC Electrical Characteristics (Continued)

Symbol	Parameter		54F/74I	•	Units	Vcc	Conditions
Symbol	Faianotei	Min	Тур	Max	QUIRS	•00	Conditions
IIL + IOZL	Output Leakage Current			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n)$
los	Output Short-Circuit Current	-60 -100		150 225	mA	Max	$V_{OUT} = 0V (A_n)$ $V_{OUT} = 0V (B_n)$
ICEX	Output HIGH Leakage Current			250	μΑ	Max	$V_{OUT} = V_{CC} (A_n)$
Izz	Bus Drainage Test			500	μΑ	0.0V	$V_{OUT} = V_{CC} (A_n, B_n)$
Іссн	Power Suppiy Current		67	100	mA	Max	V _O = HIGH
ICCL	Power Supply Current		90	135	mA	Max	V _O = LOW
lccz	Power Supply Current		83	125	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	7	4F		
Symbol	Parameter	V	A = +25° CC = +5.0 CL = 50 p	V		c = Mii 50 pF		; = Com 50 pF	Units	Fig No
	1	Min	Тур	Max	Min	Max	Min	Max		
tpLH tpHL	Propagation Delay A to B or B to A	2.5 2.5	4.5 5.0	6.0 6.5			2.5 2.5	7.0 7.5	ns	2-3
tPZH tPZL	Output Enable Time T/\overline{R} or \overline{OE} to A or B	2.5 2.5	5.0 7.0	7.0 9.0			2.5 2.5	8.0 10.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time T/\overline{R} or \overline{OE} to A or B	2.5 2.5	5.5 5.5	7.0 7.0			2.5 2.5	8.0 8.0		2-0

ADVANCED INFORMATION

National Semiconductor

54F/74F595 8-Bit Shift Register with Output Latches

General Description


The 'F595 contains an 8-bit serial-in, parallel-out shift register feeding an 8-bit D-type storage register. Separate clocks are provided for the shift register and the storage register. The shift register has a direct overriding clear. The storage register has parallel TRI-STATE® outputs. Serial input and serial output pins are available for cascading.

The clocks are positive edge-triggered for both the shift register and storage register. If both clocks are connected together, the shift register state will always be one clock pulse ahead of the storage register.


Features

- 8-bit serial-in, parallel-out shift
- Register with storage
- High impedance NPN base input for reduced loading (20 μA in HIGH and LOW states)
- TRI-STATE outputs
- Shift register has direct overriding clear


Logic Symbols



Connection Dlagram



TL/F/9572-2



National Semiconductor

54F/74F597 8-Bit Shift Register

General Description

The 'F597 consists of an 8-bit storage register feeding a parallel-in, serial-out 8-bit shift register. The storage register and shift register have separate positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.

Features


 High impedance NPN base inputs for reduced loading (20 μA in HIGH and LOW states)

ADVANCED INFORMATION

597

- 8-bit parallel storage register inputs
- Shift register has direct overriding load and clear
- Guaranteed shift frequency
- Separate clocks for storage and shift registers

Logic Symbols Connection Diagram Pin Assignment for DIP, SOIC and Flatpak $D_{S0} D_{S1} \frac{1}{0$ D_O 16 Vos OE D₁ 2 15 -D9 STCP •D₈ 14 D2 SHCPEN - SHL D3 13 SHCP 12 -STCP D, SHR 11 - SHCP DS 6 SHL - SHR 10 De CND-8 9 -Qs TI /F/9573-1 TL/F/9573-2 IEEE/IEC SRG8 SHR R SHCP SC3/ SHL C2 STCP >C1 DS 3D D_O 1D 2D D₁ · D2 D_3 D4 D₅ D₆ •Q_S D7 TL/F/9573-5



ADVANCED INFORMATION

National Semiconductor

54F/74F598 Shift Register

General Description

The 'F598 comes in a 20-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and reset inputs. The 'F598 has TRI-STATE® 1/O ports that provide parallel shift register outputs and also has multiplexed serial data inputs.

Logic Symbols


IEEE/IEC SRÓR ŌĒ EN14 ΰÞ SHOPEN 64 SHOP > 405/4 ΡL C3 STCP 50 G1 s 1,50 DS₀ Δ 1,5D Z6 DS1 1/0 20 3D ♥ 6,14 2D 1/01 ⊳ 3D ▼ 7,14 Z7 1/02 1/03 1/04 1/0, 1/0. 1/0 Z13 30 TL/F/9574-5 1/03 1/04 1/03 1/02 1/01 1/00

14

Features

- 8-bit parallel storage register inputs
- Shift register has direct overriding load and reset
- Guaranteed shift frequency DC to 120 MHz
- Separate clocks for storage and shift registers


Connection Diagram



TL/F/9574-1

598

TL/F/9574-2



4-510

National Semiconductor

54F/74F620 • 54F/74F623 Inverting Octal Bus Transceiver with TRI-STATE® Outputs

General Description

The 'F623 is an octal transceiver featuring non-inverting TRI-STATE bus compatible outputs in both send and receive directions. The outputs are capable of sinking 64 mA and sourcing up to 15 mA, providing very good capacitive drive characteristics. The 'F620 is an inverting version of the 'F623.

These octal bus transceivers are designed for asynchronous two-way data flow between data buses. The control function implementation allows for maximum flexibility in timing.

These devices allow data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic levels at the enable inputs (GBA and GAB).


The enable inputs can be used to disable the device so that the buses are effectively isolated.

The dual-enable configuration gives the 'F620 and 'F623 the capability to store data by simultaneous enabling of GBA and GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and all other data sources to the two sets of the bus lines are at high impedance, both sets of bus lines (sixteen in all) will remain at their last states.

Features

- Octal bidirectional bus interface
- TRI-STATE buffer outputs sink 64 mA
- 15 mA source current
- 'F620 inverting option of 'F623

Logic Symbols



Connection Diagrams


620 • 623

Function Table

Enable	Inputs	Oper	ation
GBA	GAB	'F620	'F623
L		B Data to A Bus	
н	н	A Data to B Bus	A Data to B Bus
н	L	z	Z
L	н	B Data to A Bus, A Data to B Bus	B Data to A Bus, \overline{A} Data to B Bus


H = HIGH Voltage Level L = LOW Voltage Level Z = High Impedance

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

National Semiconductor

54F/74F632 32-Bit Parallel Error Detection and Correction Circuit

General Description

The 'F632 device is a 32-bit parallel error detection and correction circuit (EDAC) in a 52-pin or 68-pin package. The EDAC uses a modified Hamming code to generate a 7-bit check word from a 32-bit data word. This check word is stored along with the data word during the memory write cycle. During the memory read cycle, the 39-bit words from memory are processed by the EDAC to determine if errors have occurred in memory.

Single-bit errors in the 32-bit data word are flagged and corrected.

Single-bit errors in the 7-bit check word are flagged, and the CPU sends the EDAC through the correction cycle even though the 32-bit data word is not in error. The correction cycle will simply pass along the original 32-bit data word in this case and produce error syndrome bits to pinpoint the error-generating location.

Dual-bit errors are flagged but not corrected. These errors may occur in any two bits of the 39-bit word from memory (two errors in the 32-bit data word, two errors in the 7-bit check word, or one error in each word). The gross-error condition of all LOWs or all HIGHs from memory will be detected. Otherwise, errors in three or more bits of the 39bit word are beyond the capabilities of these devices to detect.

Read-modify-write (byte-control) operations can be performed by using output latch enable, LEDBO, and the individual \overrightarrow{OEB}_0 through \overrightarrow{OEB}_3 byte control pins.


Diagnostics are performed on the EDACs by controls and internal paths that allow the user to read the contents of the Data Bit and Check Bit input latches. These will determine if the failure occurred in memory or in the EDAC.

Features

- Detects and corrects single-bit errors
- Detects and flags dual-bit errors
- Built-in diagnostic capability
- Fast write and read cycle processing times
- Byte-write capability

Ordering Code: See Section 5


Logic Symbol





Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
CB0-CB6	Check Word Bit, Input	3.5/1.083	70 µA/ - 650 µA
	or TRI-STATE® Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
DB0-DB31	Data Word Bit, Input	3.5/1.083	70 μA/ –650 μ A
	or TRI-STATE Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
OEB0-OEB3	Output Enable Data Bits	1.0/1.0	20 µA/−0.6 mA
LEDBO	Output Latch Enable Data Bit	1.0/1.0	$20 \mu A / -0.6 m A$
OECB	Output Enable Check Bit	1.0/1.0	$20 \mu A / -0.6 m A$
S ₀ , S ₁	Select Pins	1.0/1.0	20 µA/-0.6 mA
ERR	Single Error Flag	50/33.3	-1 mA/20 mA
MERR	Multiple Error Flag	50/33.3	-1 mA/20 mA



Functional Description

MEMORY WRITE CYCLE DETAILS

During a memory write cycle, the check bits (CBn through CB₆) are generated internally in the EDAC by seven 16-input parity generators using the 32-bit data word as defined in Table II. These seven check bits are stored in memory along with the original 32-bit data word. This 32-bit word will later be used in the memory read cycle for error detection and correction.

ERROR DETECTION AND CORRECTION DETAILS

During a memory read cycle, the 7-bit check word is retrieved along with the actual data. In order to be able to determine whether the data from memory is acceptable to use as presented to the bus, the error flags must be tested to determine if they are at the HIGH level.

The first case in Table III represents the normal, no-error conditions. The EDAC presents HIGHs on both flags. The next two cases of single-bit errors give a HIGH on MERR and a LOW on ERR, which is the signal for a correctable error, and the EDAC should be sent through the correction cycle. The last three cases of double-bit errors will cause the EDAC to signal LOWs on both ERR and MERR, which is the interrupt indication for the CPU.

Error detection is accomplished as the 7-bit check word and the 32-bit data word from memory are applied to internal parity generators/checkers. If the parity of all seven groupings of data and check bits is correct, it is assumed that no error has occurred and both error flags will be HIGH.

				TABLE	I. Write Contr	ol Function				
Memory Cycie	EDAC Function	Cor S ₁	ntrol S ₀	Data I/O	DB Control ÖEB _n	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error ERR	Flags MERR
Write	Generate Check Word	L	L	Input	н	x	Output Check Bit*	L	н	н

*See Table II for details of check bit generation.

											ا کاد	. Pa	iny.	nigi	91 IU																
Check Word		32-Bit Data Word																													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
CB ₀	х		х	х		х					х		х	х	х			x			х		х	х	x	х		х			
CB1				х		х		X		x		x		Х	х	х				X		x		х		х		х		х	X
CB ₂	X		x			х	x		x			x	х			х	х		x			x	x		x			х	х		
CB3			x	х	x				x	x	x				Х	х			x	x	х				x	х	х				x
CB4	х	х							x	X	х	х	Х	х			х	x	·						x	х	х	х	х	х	
CB ₅	х	X	х	x	x	x	x	x									х	x	X	x	x	x	x	Х							
CB ₆	x	x	x	x	x	x	x	x																	x	х	х	х	х	X	x

TABLE III. Error Function							
Total Numb	Data Correction						
32-Bit Data Word	7-Bit Check Word	ERR	MERR				
0	0	н	н	Not Applicable			
1	0	L	н	Correction			
0	1	L	н	Correction			
1	1	L	L	Interrupt			
2	0	L L	L	Interrupt			
0	2	L L	L	Interrupt			

H = HIGH Voltage Level

L = LOW Voltage Level

Functional Description (Continued)

if the parity of one or more of the check groups is incorrect, an error has occurred and the proper error flag or flags will be set LOW. Any single error in the 32-bit data word will change the state of either three or five bits of the 7-bit check word. Any single error in the 7-bit check word changes the state of only that one bit. In either case, the single error flag (ERR) will be set LOW while the dual error flag (MERR) will remain HIGH.

Any 2-bit error will change the state of an even number of check bits. The 2-bit error is not correctable since the parity tree can only identify single-bit errors. Both error flags are set LOW when any 2-bit error is detected.

Three or more simultaneous bit errors can cause the EDAC to believe that no error, a correctable error, or an uncorrectable error has occurred and will produce erroneous results in all three cases. It should be noted that the gross-error conditions of all LOWs and all HIGHs will be detected.

As the corrected word is made available on the data I/O port (DB₀ through DB₃₁), the check word I/O port (CB₀ through CB₆) presents a 7-bit syndrome error code. This syndrome error code can be used to locate the bad memory chip. See Table V for syndrome decoding.

READ-MODIFY-WRITE (BYTE CONTROL) OPERATIONS

The 'F632 device is capable of byte-write operations. The 39-bit word from memory must first be latched into the Data Bit and Check Bit input latches. This is easily accomplished by switching from the read and flag mode ($S_1 = H, S_0 = L$) to the latch input mode ($S_1 = H, S_0 = H$). The EDAC will then make any corrections, if necessary, to the data word and place it at the input of the output data latch. This data word must then be latched into the output data latch by taking **LEDBO** from a LOW to a HIGH.

Byte control can now be employed on the data word through the \overline{OEB}_0 through \overline{OEB}_3 controls. \overline{OEB}_0 controls DB_0 -DB₇ (byte 0), \overline{OEB}_1 controls DB_0 -DB₁₅ (byte 1), \overline{OEB}_2 controls DB_{16} -DB₂₃ (byte 2), and \overline{OEB}_3 controls DB_{24} -DB₃₁ (byte 3). Placing a HIGH on the byte control will disable the output and the user can modify the byte. If a LOW is placed on the byte control, then the original byte is allowed to pass onto the data bus unchanged. If the original data word is altered through byte control, a new check word must be generated before it is written back into memory. This is easily accomplished by taking controls S₁ and S₀ LOW. Table VI lists the read-modify-write functions.

DIAGNOSTIC OPERATIONS

The 'F632 is capable of diagnostics that allow the user to determine whether the EDAC or the memory is failing. The diagnostic function tables will help the user to see the possibilities for diagnostic control. In the diagnostic mode $(S_1 = L, S_0 = H)$, the check word is latched into the input latch while the data input latch remains transparent. This lets the user apply various data words against a fixed known check word. If the user applies a diagnostic data word with an error in any bit location, the ERR flag should be LOW. If a diagnostic data word with two errors in any bit location is applied, the MERR flag should be LOW. After the check word is latched into the input latch, it can be verified by taking OECB LOW. This outputs the latched check word. The diagnostic data word can be latched into the output data latch and verified. By changing from the diagnostic mode ($S_1 = L, S_0 = H$) to the correction mode ($S_1 = H, S_0$) = H), the user can verify that the EDAC will correct the diagnostic data word. Also, the syndrome bits can be produced to verify that the EDAC pinpoints the error location. Table VII lists the diagnostic functions.

Memory Cycle	EDAC Function	Con S ₁	trol S ₀	Data I/O	DB Control OEB _n	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error Flags ERR MERR
Read	Read & Flag	H	L	Input	н	х	Input	н	Enabled (Note 1)
Read	Latch Input Data & Check Bits	н	н	Latched Input Data	н	L	Latched Input Check Word	н	Enabled (Note 1)
Read	Output Corrected Data & Syndrome Bits	н	н	Output Corrected Data Word	L	x	Output Syndrome Bits (Note 2)	L	Enabled (Note 1)

TABLE IV. Read, Flag and Correct Function

Note 1: See Table III for error description.

Note 2: See Table V for error location.

Functional Description (Continued)

Syndrome Bits							Error
6	5 4 3 2 1 0					0	End
L L L			L L L		LLHH	LHLH	unc 2-Bit 2-Bit unc
	L L L	L L L	L L L	HHHH	L L H H	L H L H	2-Bit unc unc 2-Bit
L L L		L L L	HHHH	L L L	L L H H	LHLH	2-Bit unc DB ₃₁ 2-Bit
L L L		L L L L	ннн	HHHH	LLHH	LHLH	unc 2-Bit 2-Bit DB ₃₀ (Note 1)
	L L L	HHHH		L L L	L L H H	LHLH	2-Bit unc DB ₂₉ 2-Bit
L L L	L L L	H H H H H	L L L	HHHH	L L H H	L H L H	DB ₂₈ 2-Bit 2-Bit DB ₂₇
L L L		ннн	HHHH	L L L	L L H H	L H L	DB ₂₆ 2-Bit 2-Bit DB ₂₅
L L L	L L L	HHHH	H H H H	HHHH	L L H H	LHLH	2-Bit DB ₂₄ unc 2-Bit

TABLE	V. S	vndrome	Decoding

Syndrome Bits							Error
6	5	4	3	2	1	0	Error
L	н	L	L	L	L	L	2-Bit
L	н	L	L	L	L	н	unc
L	н	L	L	L	н	L	DB7
L	н	<u> L</u>	L	L	н	н	2-Bit
L	н	L	L	н	L	L	DB ₆
L	н	L	L	н	L	н	2-Bit
Ŀ	н	L	Ļ	H	н	Ŀ	2-Bit
L	Н	L	L	н	н	н	DB5
L	н	L	н	L	L	L	DB ₄
L	н	L	н	L	L	н	2-Bit
L	н	Ļ	н	Ļ	н	L	2-Bit
L	н	L	Н	L_	н	н	DB3
L	н	L	н	н	L	L	2-Bit
L	н	L	н	н	L	н	DB ₂
L	н	Ļ	н	н	н	L	unc
L	н	L	Н	Н	н	н	2-Bit
L	н	н	L	L	L	L	DB0
L	н	н	L	L	L	н	2-Bit
L	н Н	н Н	L	L	н Н	L H	2-Bit unc
				_			
L	н	н	Ļ	н	Ļ	Ľ	2-Bit
L L	н Н	Н	L L	H H	L H	H L	DB ₁
Ľ	н	н Н	L	н	н	Ĥ	unc 2-Bit
			_				
L	н	н	н	Ļ	L	L	2-Bit
L L	H H	н н	H H	L	L H	H L	unc
Ľ	Ĥ	Ĥ	н	L	н	н	unc 2-Bit
_							
L	н	н Н	H H	Н	L	L	unc
L L	H H	H	н	н н	L H	H L	2-bit 2-bit
L	н	н	Н	н	н	н	CB ₆

 $CB_X \Rightarrow$ Error in check bit X $DB_Y \Rightarrow$ Error in data bit Y 2-Bit = Double-bit error

unc = Uncorrectable multi-bit error

Note: 2-bit and unc condition will cause both ERR and MERR to be LOW Note 1: Syndrome bits for all LOWs. MERR and ERR LOW for all LOWs, only ERR LOW for DB₃₀ error. Note 2: Syndrome bits for all HIGHs.

Functional Description (Continued)

		Syn	drome	Bits			Error
6	5	4	3	2	1	0	2.1.0.
HHHH	L L L			LLL	LLHH	LHLH	2-Bit unc unc 2-Bit
TTTT	L L L	L L L	L L L	ΤΤΤΤ	LLHH	LHLH	unc 2-Bit 2-Bit unc
H H H H	L L L	L L L	TTTT	L L L	LLTT	LHLH	unc 2-Bit 2-Bit DB ₁₅
HHHH	LLL	LLL	TTTT	HHHH	LLHH	LHLH	2-Bit unc DB ₁₄ 2-Bit
HHHH	L L L	TTTT	L L L	L L L	LLHH	LHLH	unc 2-Bit 2-Bit DB ₁₃
HHHH	L L L	TTTT	L L L	ΤΤΤΤ	LLHH	LHLH	2-Bit DB ₁₂ DB ₁₁ 2-Bit
ннн	L L L	TTTT	TTTT	L L L	LLHH	LHLH	2-Bit DB ₁₀ DB ₉ 2-Bit
нтнт	L L L	IIII	TTTT	IIII	LLHH	L H L H	DB ₈ 2-Bit 2-Bit CB ₅

TABLE V. Syndrome	Decoding (Continued)
--------------------------	----------------------

		F					
6	5	4	irome 3	2	1	0	Error
Н	н	L	L	L	L	L	unc
н	н	L	L	L	L	н	2-Bit
н	н	L	L	L	н	L	2-Bit
Н	н	L	L	L	н	н	DB ₂₃
н	н	L	L	н	L	L	2-Bit
н	н	L	L	н	L	н	DB ₂₂
н	н	L	L	н	н	L	DB ₂₁
н	Н	L	L	н	н	н	2-Bit
н	н	L	н	L	L	L	2-Bit
н	н	L	н	L	L	н	DB ₂₀
н	н	L	н	L	н	L	DB19
н	н	L	Н	L	н	н	2-Bit
н	Н	L	н	н	L	L	DB ₁₈
н	н	L	н	н	L	н	2-Bit
н	н	L	н	н	н	L	2-Bit
н	н	L	н	н	н	н	CB4
н	н	н	L	L	L	L	2-Bit (Note 2)
н	н	н	L	L	L	н	DB ₁₆
н	н	н	L	L	н	L	unc
н	н	н	L	L	Н	н	2-Bit
н	н	н	L	н	L	L	DB ₁₇
н	н	н	L	н	Ĺ	н	2-Bit
н	н	н	L	н	н	L	2-Bit
н	н	н	L	н	н	н	CB3
н	н	н	н	L	L	L	unc
н	н	н	н	L	L	н	2-Bit
н	н	н	н	L	н	L	2-Bit
н	н	н	н	L	н	н	CB ₂
н	н	н	н	н	L	L	2-Bit
н	н	н	н	н	L	н	CB1
н	н	н	н	н	н	L	CB ₀
н	н	н	н	н	н	н	None

 $CB_X = Error in check bit X$ $DB_Y = Error in data bit Y$

2-Bit = Double-bit error unc = Uncorrectable multi-bit error


Note: 2-bit and unc condition will cause both ERR and MERR to be LOW Note 1: Syndrome bits for all LOWs. MERR and ERR LOW for all LOWs, only ERR LOW for DB₃₀ error. Note 2: Syndrome bits for all HIGHs.


632

				TA	BLE VI	. neac-i	mouny-i	Vrite Funct	lon			
Memory Cycle	ED/ Func		Coi S ₁	ntrol S ₀	ВҮТ	En*	OEBn*	DB Output Latch LEDBO	Check I/O	CB Control OECB	Error F ERR	lags MERF
Read	Read & F	Flag	н	L	Input		н	x	Input	н	Enabled	
Read	Latch Inp Data & Check Bi		н	н	Latche Input Data	əd	н	L	Latched Input Check Word	н	Enabled	
Read	Latch Co Data Wo Output Li	rd into	н	н	Latche Outpu Data Word		н	н	High Z Output Syndrome Bits	L	Enabled	
Modify/ Write	Modify Appropria Byte or B & Genera	ytes	L	L	Input Modifi BYTE	0	н	н	Output Check Word	L	н	н
	Check W	ord			Outpu Uncha BYTE	anged 0	L					
•OEB ₀ cont	trois DB ₀ Di	3 ₇ (BYTE ₀);	OEB1 CO	ntrols DB ₈ -				DB ₁₆ -DB ₂₃ (E	YTE ₂); ÖEB ₃ control	s DB ₂₄ DB ₃₁ (BYTE ₃).	
EDA Funct		Con S ₁	trol S ₀	Data I/O DB Byte Control OEBn Input Correct Data Word H		rol	DB Output Latch Check I/O LEDBO		CB Control OECB	Error F ERR	ags MER	
Read & Fla	ag	н	L			н		X Input Correct Check Bits	н	н	н	
Latch Inpu Word while Input Latch	e Data h	L	н	Input Diagno Data W		н		L	Latched Input Check Bits	н	Enabl	ed
Remains Transpare	in in											
	nostic I into	L	н	Input Diagno Data W		н		н	Output Latched Check Bits	L	Enabl	ed
Transpare Latch Diag Data Word Output Lat Latch Diag Data Word	Inostic I into Icch Inostic I into	L	н	Diagno Data W Latche Input	/ord* d	н		н	Latched Check Bits High Z Output Syndrome	L Н L	Enabl	
Transpare Latch Diag Data Word Output Lat Latch Diag	Inostic I into Icch Inostic I into			Diagno Data W Latche	/ord* d stic				Latched Check Bits High Z Output Syndrome Bits	н		
Transpare Latch Diag Data Word Output Lat Latch Diag Data Word	Inostic I into cch I into I into h Ignostic I &			Diagno Data W Latche Input Diagno	/ord* d stic /ord				Latched Check Bits High Z Output Syndrome	H		ed
Transpare Latch Diag Data Word Cutput Lat Latch Diag Data Word Input Latcl Output Dia Data Word	Inostic I into cch I into I into h Ignostic I &	н	н	Diagno Data W Latche Input Diagno Data W Output Diagno	/ord* d stic /ord	н		н	Latched Check Bits High Z Output Syndrome Bits High Z Output Syndrome	H L H	Enabl	ed
Transpare Latch Diag Data Word Cutput Lat Latch Diag Data Word Input Latcl Output Dia Data Word	Inostic linto cch into h gnostic & Bits Bits rrected : Data itput	н	н	Diagno Data W Latche Input Diagno Data W Output Diagno	/ord* d stic /ord stic /ord	н		н	Latched Check Bits High Z Output Syndrome Bits High Z Output Syndrome Bits	H L H	Enabl	ed

*Diagnostic data is a data word with an error in one bit location except when testing the MERR error flag. In this case, the diagnostic data word will contain errors in two bit locations.

632





4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	۶F	Units	Vcc	Conditions	
Symbol	Fala	merei	Min	Тур	Max	Units	*CC	Conditions	
V _{iH}	Input HIGH Vol	tage	2.0			v		Recognized as a HIGH Signal	
V _{IL}	input LOW Volt	lage			0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Die	ode Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min		
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$\begin{split} I_{OL} &= 20 \text{ mA} (\overline{\text{ERR}}, \overline{\text{MERR}}, \text{DB}_{n}, \text{CB}_{n}) \\ I_{OL} &= 20 \text{ mA} (\overline{\text{ERR}}, \overline{\text{MERR}}) \\ I_{OL} &= 24 \text{ mA} (\text{DB}_{n}, \text{CB}_{n}) \end{split}$	
IН	Input HIGH Cur	rrent			20	μA	Max	$V_{IN} = 2.7V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$	
I _{BVI}	Input HIGH Cur Breakdown Tes				100	μΑ	Max	$V_{IN} = 7.0V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$	
IBVIT	Input HIGH Cur Breakdown Tes				1.0	mA	Мах	$V_{IN} = 5.5V (CB_n, DB_n)$	
IL	Input LOW Cur	rent			-0.6	mA	Max	$V_{IN} = 0.5 V (S_0, S_1, \overline{OEB}_n, \overline{OECB}, \overline{LEDBO})$	
I _{IH} + Iozн	Output Leakag	e Current			70	μA	Max	$V_{I/O} = 2.7V (CB_n, DB_n)$	
hl + Iozl	Output Leakag	e Current			-650	μA	Max	$V_{1/O} = 0.5V (CB_n, DB_n)$	
lozh	Output Leakag	e Current			70	μA	Max	$V_{1/O} = 2.7V (CB_n, DB_n)$	
lozl	Output Leakag	e Current			-650	μA	Max	$V_{i/O} = 0.5V (CB_n, DB_n)$	
los	Output Short-C	ircuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH L	eakage Current			250	μA	Max	V _{OUT} = V _{CC}	
lzz	Bus Drainage 1	lest			500	μA	0.0V	$V_{OUT} = V_{CC} (CB_n, DB_n)$	
lcc	Power Supply (Current			340	mA	Max	$T_{A} = 0^{\circ}C - 25^{\circ}C$	
lcc	Power Supply (Current			325	mA	Max	$T_{A} = 25^{\circ}C - 70^{\circ}C$	

			74F		54	4F	7	4F		
Symbol	Parameter	V	[•] A = +25° _{CC} = +5.0 C _L = 50 pl	V	T _A , V _{CC} = Mi1 C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig. No.
		Min	Тур	Max	Min	Max	Min	Max		
^t PLH ^t PHL	Propagation Delay DB or CB to ERR	4.0 4.0	14.0 10.5	27.0 18.0			4.0 4.0	31.0 20.0	ns	2-3
t _{PLH}	Propagation Delay DB to ERR	4.0 4.0	21.0 14.0	27.0 18.0			4.0 4.0	31.0 20.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay DB or CB to MERR	5.0 5.0	17.0 16.0	27.0 27.0			5.0 5.0	31.0 31.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay DB to MERR	5.0 5.0	23.0 19.0	27.0 27.0			5.0 5.0	31.0 31.0	ns	2-3
t _{PLH}	Propagation Delay S_0 and S_1 , LOW, to DB	4.0 4.0	12.0 12.0	16.0 16.0			4.0 4.0	20.0 20.0	ns	2-3
tpLH tpHL	Propagation Delay S1 to CB	4.0 4.0	10.5 9.0	14.0 14.0			4.0 4.0	15.0 15.0	ns	2-:
t _{PLH}	Propagation Delay S_0 or S_1 to ERR or MERR	2.0	11.5	13.0			2.0	14.0	ns	2-:
t _{PLH}	Propagation Delay DB to CB	4.0 4.0	16.0 18.0	23.0 23.0			4.0 4.0	25.0 25.0	ns	2-:
^t PLH ^t PHL	Propagation Delay LEDBO to DB	2.0 2.0	11.0 11.0	13.0 13.0			2.0 2.0	14.0 14.0	ns	2-:
	Output Enable Time OEB _n to DB	1.0 1.0	6.0 6.0	10.0 10.0			1.0 1.0	10.0 10.0	ns	2-:
PHZ	Output Disable Time OEB _n to DB	10 1.0	5.0 4.0	10.0 10.0			1.0 1.0	10.0 10.0	ns	2-
PZH	Output Enable Time OECB to CB	1.0 1.0	6.0 6.0	10.0 10.0			1.0 1.0	10.0 10.0	ns	2-
	Output Disable Time	1.0 1.0	5.0 4.0	10.0 10.0			1.0 1.0	10.0 10.0	ns	2-

		74	IF	54F T _A , V _{CC} = MII		74F T _A , V _{CC} = Com		Units	
Symbol	Parameter	T _A = - V _{CC} =							Fig No
		Min	Max	Min	Max	Min	Max		
t _s	Setup Time, HIGH or LOW DB/CB before S ₀ HIGH (S ₁ HIGH)	3.0				3.0		ns	2-6
t ₈ (H)	Setup Time, HIGH S ₀ HIGH before LEDBO HIGH	12.0				14.0		ns	2-6
t _s (H)	Setup Time, HIGH LEDBO HIGH before S ₀ or S ₁ LOW	0				0		ns	2-6
t _s (H)	Setup Time, HIGH LEDBO HIGH before S ₁ HIGH	0				0		ns	2-6
t _s	Setup Time, HIGH or LOW Diagnostic DB before S1 HIGH	0				0		ns	2-6
t _s	Setup Time, HIGH or LOW Diagnostic CB before S ₁ LOW or S ₀ HIGH	3.0				3.0		ns	2-6
t _s	Setup Time, HIGH or LOW Diagnostic DB before LEDBO HIGH (S1 LOW, S0 HIGH)	8.0				8.0		ns	2-6
t _h (L)	Hold Time, LOW S ₀ LOW after S ₁ HIGH	8.0				8.0		ns	2-6
t _h	Hold Time, HIGH or LOW DB and CB Hold after S ₀ HIGH	8.0				8.0		ns	2-6
t _h	Hold Time, HIGH or LOW DB Hold after S ₁ HIGH	8.0				8.0		ns	2-6
t _h	Hold Time, HIGH or LOW CB Hold after S_1 LOW or S_0 HIGH	5.0				5.0		ns	2-6
t _h	Hold Time, HIGH or LOW Diagnostic DB after LEDBO HIGH (S1 LOW, S0 HIGH)	0				o		ns	2-6
t _w (L)*	LEDBO Pulse Width	8.0				8.0		ns	2-4
t _{corr} *	Correction Time		25.0				28.0	ns	

*Note: These parameters are guaranteed by characterization or other tests performed.

632

Δ


National Semiconductor

54F/74F646 • 54F/74F648 Octal Transceiver/Register with TRI-STATE® Outputs

General Description

These devices consist of bus transceiver circuits with TRI-STATE or open-collector outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control \overline{G} and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control \overline{G} is Active LOW. In the isolation mode (control \overline{G} HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

Ordering Code: See Section 5




Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of true and inverting ('F648) data paths
- TRI-STATE outputs
- 300 mil slim DIP

Connection Diagrams

646 • 648



Unit Loading/Fan Out: See Section 2 for U.L. definitions 54F/74F **Pin Names** Description U.L. Input IIH/IIL HIGH/LOW Output IOH/IOL A0-A7 70 µA/-650 mA Data Register A Inputs/ 3.5/1.083 **TRI-STATE Outputs** 600/106.6 (80) -12 mA/64 mA (48 mA) $B_{0} - B_{7}$ Data Register B Inputs/ 3.5/1.083 70 µA/-650 mA **TRI-STATE Outputs** 600/106.6 (80) -12 mA/64 mA (48 mA) CPAB, CPBA Clock Pulse Inputs 1.0/1.0 20 µA/-0.6 mA SAB, SBA Select Inputs 1.0/1.0 $20 \,\mu\text{A}/-0.6 \,\text{mA}$ **Output Enable Input** G 1.0/1.0 20 µA/-0.6 mA DIR **Direction Control Input** 1.0/1.0 $20 \,\mu A / - 0.6 \,m A$ **Function Table** Inputs Data I/O* Function

								Funcuon	
Ğ	DIR	СРАВ	СРВА	SAB	SBA	A0-A7	B0-B7		
н	x	H or L	H or L	х	x			Isolation	
н	х	~	х	х	х	Input	Input	Clock An Data into A Register	
н	х	X	~	х	x			Clock Bn Data into B Register	
L	н	х	x	L	х			An to Bn-Real Time (Transparent Mode)	
L	н	~	х	L	x	Immut	0	Clock An Data into A Register	
L	н	H or L	х	н	х	Input	Output	A Register to Bn (Stored Mode)	
L	н	~	X	н	x			Clock An Data into A Register and Ouptut to Bn	
L	L	х	х	х	L			Bn to An-Real Time (Transparent Mode)	
L	L	х	~	х	L	0	1	Clock Bn Data into B Register	
L	L	х	H or L	х	н	Output	Input	B Register to An (Stored Mode)	
L	L	х	~	х	н			Clock Bn Data into B Register and Output to An	

*The data output functions may be enabled or disabled by various signals at the G and DIR Inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

H = HIGH Voltage Level


L = LOW Voltage Level

X = Irrelevant

646 • 648

Logic Diagrams (Continued) 'F646 Ğ-DIR CBA SBA CAB SAB 1 OF 8 CHANNELS Do C_n . ł 1 1 ► B₀ A₀ · . 1 Do . Co : ł 1 1 ; i ! TO 7 OTHER CHANNELS TL/F/9580-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	- 55°C to + 175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to $+5.5V$
Current Applied to Output in LOW State (Max)	twice the rated IOF (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Pere	meter		54F/74F	:	Units	Vcc	Conditions
Symbol	Faid	meren	Min	Тур	Max	Units	▼CC	Conditions
V _{IH}	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signal
VIL	Input LOW Volta	iđe			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{\rm IN} = -18$ mA (Non I/O Pins
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.0 2.0 2.0			v	Min	$l_{OH} = -12 \text{ mA} (A_n, B_n)$ $l_{OH} = -12 \text{ mA} (A_n, B_n)$ $l_{OH} = -15 \text{ mA} (A_n, B_n)$
V _{OL}	Output LOW 54F 10% V _{CC} Voltage 74F 10% V _{CC}				0.55 0.55	v	Min	$I_{OL} = 48 \text{ mA} (A_n, B_n)$ $I_{OL} = 64 \text{ mA} (A_n, B_n)$
lн	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V (Non I/O Pins)
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	$V_{IN} = 7.0V$ (Non I/O Pins)
^I BVIT	Input HIGH Curr Breakdown Tes				1.0	mA	Max	$V_{\rm IN}=5.5V(A_{\rm n},B_{\rm n})$
կլ	Input LOW Curre	ənt			-0.6	mA	Мах	V _{IN} = 0.5V (Non I/O Pins)
IIH + IOZH	Output Leakage	Current			70	μΑ	Мах	$V_{OUT} = 2.7 V (A_n, B_n)$
IIL + IOZL	Output Leakage	Current			-650	μΑ	Max	$V_{OUT} = 0.5 V (A_n, B_n)$
los	Output Short-Ci	rcuit Current	- 100		-225	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage T	est			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
ICCH	Power Supply C	urrent			135	mA	Мах	V _O ≕ HIGH
ICCL	Power Supply C	urrent			150	mA	Max	V _O = LOW
Iccz	Power Supply C	urrent			150	mA	Max	V _O = HIGH Z

		$74F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$		54F T _A , V _{CC} = Mil C _L = 50 pF		7	4F		
Symbol	Parameter					$T_{A}, V_{CC} = Com$ $C_{L} = 50 \text{ pF}$		Units	Fig No
		Min	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	90		75		90		MHz	2
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus	2.0 2.0	7.0 8.0	2.0 2.0	8.5 9.5	2.0 2.0	8.0 9.0	ns	2-
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus ('F646)	1.0 1.0	7.0 6.5	1.0 1.0	8.0 8.0	1.0 1.0	7.5 7.0	ns	2-
t _{PLH} t _{PHL}	Propagation Delay Bus to Bus ('F648)	2.0 1.0	8.5 7.5	1.0 1.0	10.0 9.0	2.0 1.0	9.0 8.0	ns	2-
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to A or B	2.0 2.0	8.5 8.0	2.0 2.0	11.0 10.0	2.0 2.0	9.5 9.0	ns	2-
t _{PZH} t _{PZL}	Enable Time OE to A or B	2.0 2.0	8.5 12.0	2.0 2.0	10.0 13.5	2.0 2.0	9.0 12.5	ns	
t _{PHZ}	Disable Time OE to A or B	1.0 2.0	7.5 9.0	1.0 2.0	9.0 11.0	1.0 2.0	8.5 9.5	ns	2-
	Enable Time DIR to A or B	2.0 2.0	14.0 13.0	2.0 2.0	16.0 15.0	2.0 2.0	15.0 14.0	ns	
tehz telz	Disable Time DIR to A or B	1.0 2.0	9.0 11.0	1.0 2.0	10.0 12.0	1.0 2.0	9.5 11.5	ns	2-

AC Operating Requirements: See Section 2 for Waveforms

		74	ŧF	54	F	7	4F			
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No	
		Min	Max	Min	Max	Min	Max			
t _s (H) t _s (L)	Setup Time, HIGH or LOW Bus to Clock	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-6	
t _h (H) t _h (L)	Hold Time, HIGH or LOW Bus to Clock	2.0 2.0		2.5 2.5		2.0 2.0		ns	2–6	
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	5.0 5.0		5.0 5.0		5.0 5.0		ns	2-4	

4

646 • 648

National Semiconductor


54F/74F651 • 54F/74F652 Transceivers/Registers

General Description

These devices consist of bus transceiver circuits with D-type filp-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

Features


- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
 - 'F651 inverting
 - 'F652 non-inverting



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A0-A7, B0-B7	A and B Inputs/	1.0/1.0	20 µA/−0.6 mA
	TRI-STATE® Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)
CPAB, CPBA	Clock Inputs	1.0/1.0	20 µA/−0.6 mA
SAB, SBA	Select Inputs	1.0/1.0	20 µA/−0.6 mA
OEAB, OEBA	Output Enable Inputs	1.0/1.0	20 µA/−0.6 mA


Logic Diagrams



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Logic Diagrams (Continued)

651•652



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appro-

priate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in at HIGH impedance, each set of bus lines will remain at its last state.



Function Table

		Inpu	ts			inputs/Outp	outs (Note 1)	Operating Mode
OEAB	OEBA	CPAB	СРВА	SAB	SBA	A ₀ thru A ₇	B ₀ thru B ₇	
Ļ	н	H or L	H or L	х	x	Input	Input	Isolation
L	Н	\langle	\langle	x	x	mpat	mpar	Store A and B Data
Х	н	\langle	HorL	Х	x	Input	Not Specified	Store A, Hold B
н	н	\langle	\langle	x	x	Input	Output	Store A in Both Registers
L	х	H or L	$\langle \rangle$	x	x	Not Specified	Input	Hold A, Store B
Ĺ	L	\langle	\langle	х	x	Output	Input	Store B in Both Registers
L	L	x	x	x	L	Output	Input	Real-Time B Data to A Bus
L	L	Х	H or L	х	н	Cuput	mpat	Store B Data to A Bus
н	н	х	х	L	x	Input	Output	Real-Time A Data to B But
н	н	HorL	х	н	x	mpar	Cuipar	Stored A Data to B Bus
н	L	H or L	H or L	н	н	Output	Output	Stored A Data to B Bus an Stored B Data to A Bus

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

LOW to HIGH Clock Transition

Note 1: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs.

651-652

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	- 55°C to + 125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Para	meter		54F/74F		Units	Vcc	Conditions
Cymbol	rus d	motor	Min	Тур	Max	Crinta	•00	
V _{IH}	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Signa
VIL	Input LOW Voltage				0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				- 1.2	v	Min	$I_{IN} = -18 \text{ mA}$ (Non I/O Pins
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.0 2.0 2.0		-	v	Min	$I_{OH} \approx -12 \text{ mA} (A_n, B_n)$ $I_{OH} = -12 \text{ mA} (A_n, B_n)$ $I_{OH} = -15 \text{ mA} (A_n, B_n)$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	v	Min	I _{OL} = 48 mA (A _n , B _n) I _{OL} = 64 mA (A _n , B _n)
I _{IH}	Input HIGH Current				5.0	μΑ	Max	V _{IN} = 2.7V (Non I/O Pins)
IBVI	Input HIGH Current Breakdown Test				10	μΑ	Max	V _{IN} = 7.0V
IBVIT	Input HIGH Curr Breakdown Test				1.0	mA	Max	$V_{IN} = 5.5V (A_n, B_n)$
կլ	Input LOW Curre	ənt			-0.6	mA	Max	V _{IN} = 0.5V (Non I/O Pins)
I _{IH} + Iоzн	Output Leakage	Current			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n)$
IIL + IOZL	Output Leakage	Current			-650	μA	Max	$V_{OUT} = 0.5V (A_n, B_n)$
los	Output Short-Ci	rcuit Current	-100		- 225	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC}$
zz	Bus Drainage Te	əst			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
Іссн	Power Supply C	urrent		105	135	mA	Max	V _O = HIGH
CCL	Power Supply C	urrent		118	150	mA	Мах	$V_0 = LOW$
lccz	Power Supply C	urrent		115	150	mA	Max	V _O = HIGH Z

				74F 54F			4F		
mbol	Parameter	Vcc	= +25°C = +5.0V = 50 pF	T _A , V _{CC} = MII C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
	<u></u>	Min	Max	Min	Max	Min	Max		
ex	Max. Clock Frequency	90				90		MHz	2-1
LH HL	Propagation Delay Clock to Bus	2.0 2.0	7.0 8.0			2.0 2.0	8.0 9.0	ns	2–3
LH	Propagation Delay	2.0	8.5			2.0	9.0	ns	2-3
HL	Bus to Bus ('F651)	1.0	7.5			1.0	8.0	118	2-3
LH HL	Propagation Delay Bus to Bus ('F652)	1.0 1.0	7.0 6.5			1.0 1.0	7.5 7.0	ns	2–3
LH	Propagation Delay	2.0	8.5			2.0	9.5		0.0
HL	SBA or SAB to A or B	2.0	8.0			2.0	9.0	ns	2-3
C Op	perating Require	ments	See Sectio	n 2 for Wavef	orms				
		74F		54F		7	4F		
mbol	bol Parameter		+ 25°C + 5.0V	T _A , V _{CC}	= M(I	T _A , V _{CC}	; = Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
ZH	Enable Time *OEBA to A	2.0 2.0	9.5 12.0			2.0 2.0	10.0 12.5		
<u>'L</u> IZ	Disable Time	1.0	7.5			1.0	8.0	-	
72 _Z	*OEBA to A	2.0	8.5			2.0	9.0	ns	2–5
zн	Enable Time	2.0	9.5			2.0	10.0	1	
	OEAB to B	3.0	13.0			3.0	14.0		
		2.0	9.0			2.0 2.0	10.0 11.0	ns	2-5
ΗZ	Disable Time OEAB to B	2.0	10.5						
+Z _Z	OEAB to B	2.0 5.0	10.5			5.0			
HZ _Z H)			10.5			5.0 5.0		ns	2–6
ZL HZ LZ H) L) (H)	OEAB to B Setup Time, HIGH or LOW, Bus to Clock Hold Time, HIGH or	5.0 5.0 2.0	10.5			5.0 2.0		ns ns	
+z _z H) L)	OEAB to B Setup Time, HIGH or LOW, Bus to Clock	5.0 5.0	10.5			5.0			2-6 2-6 2-4

4



54F/74F657 Octal Bidirectional Transceiver with 8-Bit Parity Generator/Checker and TRI-STATE® Outputs

General Description


The 'F657 contains eight non-inverting buffers with TRI-STATE® outputs and an 8-bit parity generator/checker. It is intended for bus-oriented applications. The buffers have a guaranteed current sinking capability of 24 mA (20 mA mil) at the A port and 64 mA (48 mA mil) at the B port.


Features


- 300 Mil 24-pin slimline DIP
- Combines 'F245 and 'F280A functions in one package
- TRI-STATE outputs
- B Outputs sink 64 mA (48 mA mil)
- 12 mA source current, B side
- Input diodes for termination effects

Ordering Code: See Section 5

Logic Symbols







Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
A0-A7	Data Inputs/	4.5/0.15	90 µA/ — 90 µA
	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)
B0-B7	Data Inputs/	3.5/0.117	70 μA/ 70 μA
	TRI-STATE Outputs	600/106.6 (80)	-12 mA/64 mA (48 mA)
T/R	Transmit/Receive Input	2.0/0.067	40 μA/ — 40 μA
OE	Enable Input	2.0/0.067	40 μA/ — 40 μA
PARITY	Parity Input/	3.5/0.117	70 μA/ - 70μA
	TRI-STATE Output	600/106.6 (80)	-12 mA/64 mA (48 mA)
ODD/EVEN	ODD/EVEN Parity Input	1.0/0.033	20 μA/ 20 μA
ERROR	Error Output	600/106.6 (80)	-12 mA/64 mA (48 mA)

Functional Description

The Transmit/Receive (T/R) input determines the direction of the data flow through the bidirectional transceivers. Transmit (active HIGH) enables data from the A port to the B port: Receive (active LOW) enables data from the B port to the A port.

The Output Enable (OE) input disables the parity and ERROR outputs and both the A and B ports by placing them in a HIGH-Z condition when the Output Enable input is HIGH.

When transmitting (T/ \overline{R} HIGH), the parity generator detects whether an even or odd number of bits on the A port are HIGH and compares these with the condition of the parity select (ODD/EVEN). If the Parity Select is HIGH and an even number of A inputs are HIGH, the Parity output is HIGH.

In receiving mode (T/R LOW), the parity select and number of HIGH inputs on port B are compared to the condition of the Parity input. If an even number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, then ERROR will be HIGH to indicate no error. If an odd number of bits on the B port are HIGH, the parity select is HIGH, and the PARITY input is HIGH, the ERROR will be LOW indicating an error.

Number of Inputs That Are High		Input	8	Input/ Output	Outputs		
	ŌĒ	T/R	ODD/EVEN	Parity	ERROR	Outputs Mode	
0, 2, 4, 6, 8	L	н	н	н	z	Transmit	
	L	н	L	⊾	z	Transmit	
	L	L	н	н	н	Receive	
	L	L	н	L	L L	Receive	
	L L	L	L	н	L	Receive	
	L	L	L	L	н	Receive	
1, 3, 5, 7	L	н	н	L	z	Transmit	
	L	н	L	н	z	Transmit	
	L	L	н	н	L L	Receive	
	L	L	н	L	н	Receive	
	L	L	L	н	н	Receive	
	L L	L	L	L	L	Receive	
Immaterial	н	x	x	z	z	z	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial


Z = High Impedance

Function Table

Ing	outs	Outputs			
ŌE	T/R				
L	L	Bus B Data to Bus A			
L	н	Bus A Data to Bus B			
н	X	High-Z State			

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



657

TL/F/9584-4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$) Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V

DC Electrical Characteristics

Current Applied to Output in LOW State (Max)

twice the rated IOL (mA)

657

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature Military Commercial Supply Voltage Military Commercial

-55°C to +125°C 0°C to +70°C

+4.5V to +5.5V +4.5V to +5.5V

Symbol	Parameter		54F/74	F	Units	Vcc	Conditions
eynise.	i ululiotoi	Min	Тур	Max	0		Conditiono
VIH	Input HIGH Voltage	2.0			٧		Recognized as a HIGH Signal
VIL	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH 54F 10% V _{CC} Voltage 54F 10% V _{CC} 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.0			v	Min	$\begin{array}{l} I_{OH}=-1 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n, B_n, \text{Parity, ERROR})\\ I_{OH}=-12 \text{ mA } (B_n, \text{Parity, ERROR})\\ I_{OH}=-1 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n B_n, \text{Parity, ERROR})\\ I_{OH}=-12 \text{ mA } (B_n, \text{Parity, ERROR})\\ I_{OH}=-1 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n, B_n, \text{Parity, ERROR})\\ I_{OH}=-1 \text{ mA } (A_n)\\ I_{OH}=-3 \text{ mA } (A_n, B_n, \text{Parity, ERROR})\\ I_{OH}=-15 \text{ mA } (B_n, \text{Parity, ERROR}) \end{array}$
V _{OL}	Output LOW 54F 10% V _{CC} Voltage 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.55	v	Min	$\begin{array}{l} I_{OL} = 20 \text{ mA} (A_n) \\ I_{OL} = 48 \text{ mA} (B_n, \text{Parity}, \overline{\text{ERROR}}) \\ I_{OL} = 24 \text{ mA} (A_n) \\ I_{OL} = 64 \text{ mA} (B_n \text{Parity}, \overline{\text{ERROR}}) \end{array}$
μ	Input HIGH Current			20 40	μA	Max	V _{IN} = 2.7V (ODD/ <u>EVEN</u>) V _{IN} 2.7V (T/R, OE)
IBVI	Input HIGH Current Breakdown Test			100	μA	$V_{CC} = 0$	$V_{IN} = 7.0V (T/\overline{R}, \overline{OE}, ODD/\overline{EVEN})$
IBVIT	Input HIGH Current Breakdown Test (I/O)			1.0 2.0	mA	Max	$V_{IN} = 5.5V$ (Parity, B _n) $V_{IN} = 5.5$ (A _n)
ΙL	Input LOW Current			-20 -40	μA	Мах	$V_{IN} = 0.5V (ODD/\overline{EVEN})$ $V_{IN} = 0.5V (T/\overline{R}, \overline{OE})$
lozh	Output Leakage Current			50	μA	Max	$V_{OUT} = 2.7V (\overline{ERROR})$
I _{OZL}	Output Leakage Current			50	μA	Max	V _{OUT} = 0.5V (ERROR)
I _{IH} + I _{OZH}	Output Leakage Current			70 90	μA	Max	$V_{I/O} = 2.7V (B_n, Parity)$ $V_{I/O} = 2.7V (A_n)$
IIL + IOZL	Output Leakage Current			-70 -90	μA	Max	V _{I/O} ≔ 0.5V (B _n , Parity) V _{I/O} ≕ 0.5V (A _n)
los	Output Short-Circuit Current	-60 -100		-150 -225	mA	Max	$V_{OUT} = 0V (A_n)$ $V_{OUT} = 0V (B_n, Parity, ERROR)$
ICEX	Output HIGH Leakage Current			250 1.0 2.0	μA mA mA	Max Max Max	$ \begin{array}{l} V_{OUT} = V_{CC} \left(\overline{ERROR} \right) \\ V_{OUT} = V_{CC} \left(B_n, \text{Parity} \right) \\ V_{OUT} = V_{CC} \left(A_n \right) \end{array} $
Izz	Bus Drainage Test			500	μA	0.0V	$V_{OUT} = V_{CC} (A_n, B_n, Parity, ERROR)$
Іссн	Power Supply Current		101	125	mA	Max	V _O = HIGH
ICCL	Power Supply Current		112	150	mA	Max	V _O = LOW
lccz	Power Supply Current		109	145	mA	Max	V _O = HIGH Z

			74F		5	4F	74	4F		
Symbol	Parameter	T _A = +25°C V _{CC} = +5.0V C _L = 50 pF		T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fi N	
		Min	Тур	Max	Min	Max	Min	Max		
tplh tphl	Propagation Delay A _n to B _n , B _n to A _n	2.5 3.0	4.5 49	8.0 7.5	2.5 3.0	9.5 8.5	2.5 3.0	9.0 8.0	ns	2-
t _{PLH} t _{PHL}	Propagation Delay A _n to Parity	6.5 7.0	10.1 10.9	14.0 15.0	5.5 5.5	18.0 20.5	6.0 6.0	16.0 16.5	ns	2.
t _{PLH} t _{PHL}	Propagation Delay ODD/EVEN to PARITY	4.5 4.5	7.8 8.8	11.0 12.0	4.0 4.5	14.0 16.5	4.0 4.5	13.0 13.5	ns	2
tPLH tPHL	Propagation Delay ODD/EVEN to ERROR	4.5 4.5	7.5 8.2	11.0 12.0	4.0 4.5	14.0 16.5	4.0 4.5	13.0 13.5	ns	2
t _{PLH} t _{PHL}	Propagation Delay B _n to ERROR	8.0 8.0	14.0 15.0	20.5 21.5	7.5 7.5	27.0 28.5	7.5 7.5	23.0 23.5	ns	2
t _{PLH} t _{PHL}	Propagation Delay PARITY to ERROR	7.0 7.5	10.8 11.8	15.5 16.5	6.0 6.5	20.0 22.0	6.0 7.5	17.0 18.5	ns	2
tPZH tPZL	Output Enable Time OE to A _n /B _n	3.0 4.0	5.0 6.5	8.0 10.0	2.5 3.5	11.0 13.5	2.5 3.5	9.5 11.0	ns	2
ŧрнz tplz	Output Disable Time OE to A _n /B _n	1.0 1.0	4.5 4.9	8.0 7.5	1.0 1.0	9.5 8.5	1.0 1.0	9.0 8.0	ns	2
tpzH tpzL	Output Enable Time OE to ERROR (Note 1)	3.0 4.0	5.0 7.7	8.0 10.0	2.5 3.5	11.0 13.5	2.5 3.5	9.5 11.0	ns	2
t _{PHZ} t _{PLZ}	Output Disable Time OE to ERROR	1.0 1.0	4.5 4.9	8.0 7.5	1.0 1.0	9.5 8.5	1.0 1.0	9.0 8.0	ns	2
tPZH tPZL	Output 8Enable Time OE to PARITY	3.0 4.0	5.0 7.7	8.0 10.0	2.5 3.5	11.0 13.5	2.5 3.5	9.5 11.0	ns	2
tenz telz	Output Disable Time OE to PARITY	1.0 1.0	4.6 5.1	8.0 7.5	1.0 1.0	9.5 8.5	1.0 1.0	9.0 8.0	ns	2

Note 1: These delay times reflect the TRI-STATE recovery time only and not the signal time through the buffers or the parity check circuity. To assure VALID information at the ERROR pin, time must be allowed for the signal to propagate through the drivers (B to A), through the parity check circuity (same as A to PARITY), and to the ERROR output after the ERROR pin has been enabled (Output Enable times). VALID data at the ERROR pin ≥ (A to PARITY) + (Output Enable Time).

National Semiconductor


54F/74F673A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

General Description

The 'F673A contains a 16-bit serial-in, serial-out shift register and a 16-bit parallel-out storage register. A single pin serves either as an input for serial entry or as a TRI-STATE® serial output. In the Serial-out mode, the data recirculates in the shift register. By means of a separate clock, the contents of the shift register are transferred to the storage register for parallel outputting. The contents of the storage register can also be parallel loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel transfer. The storage register may be cleared via STMR.


Features

- Serial-to-parallel converter
- 16-bit serial I/O shift register
- 16-bit parallel-out storage register
- Recirculating serial shifting
- Recirculating parallel transfer
- Common serial data I/O pin
- Slim 24 lead package




Ordering Code: See Section 5

TL/F/9585-1



TL/F/9585-4

Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions

			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
<u>CS</u>	Chip Select Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µA/−0.6 mA
STMR	Store Master Reset Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA
STCP	Store Clock Pulse Input	1.0/1.0	20 µA/-0.6 mA
R/W	Read/Write Input	1.0/1.0	20 µA/−0.6 mA
SI/O	Serial Data Input or	3.5/1.0	70 µA/−0.6 mA
	TRI-STATE Serial Output	150/40 (33.3)	-3 mA/24 mA (20 mA)
Q0-Q15	Parallel Data Outputs	50/33.3	-1 mA/20 mA

Functional Description

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table. A HIGH signal on the Chip Select (\overline{CS}) input prevents clocking and forces the Serial Input/Output (SI/O) TRI-STATE buffer into the high impedance state. During serial shift-out operations, the SI/O buffer is active (i.e., enabled) and the output data is also recirculated back into the shift register. When parallel loading the shift register from the storage register, serial shifting is inhibited.

The storage register has an asynchronous master reset (STMR) input that overrides all other inputs and forces the Q_0-Q_{15} outputs LOW. The storage register is in the Hold mode when either \overline{CS} or the Read/Write (R/ \overline{W}) input is HiGH. With \overline{CS} and R/ \overline{W} both LOW, the storage register is parallel loaded from the shift register.

673A

- - HIGH-to-LOW Transition

Shift Register Operations Table **Control Inputs** SI/O **Operating Mode** Status CS R/W SHCP STCP н х х х High Z Hold H = HIGH Voltage Level х Data In Serial Load L = LOW Voltage Level L L X = Immaterial Serial Output L н L Data Out with Recirculation Parallel Load; L н н Active No Shifting


Storage Register Operations Table

	Contro	ol Inputs		Operating		
STMR	CS	R/W	STCP	Mode		
L	x	x	x	Reset; Outputs LOW		
н	н	X	x	Hold		
н	x	н	x	Hold		
н	L	L		Parallel Load		

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial
- = LOW-to-HIGH Transition

Block Diagram



TL/F/9585-5

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to $+7.0V$
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life Impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Boro	Parameter		54F/74	F	Units	Vcc	Conditions	
Symbol	Faia	meter	Min	Тур	Max	Units	*CC	Conditions	
ViH	input HIGH Voli	age	2.0			v		Recognized as a HIGH Signa	
VIL	Input LOW Volt	age			0.8	v		Recognized as a LOW Signa	
V _{CD}	Input Clamp Dic	ode Voltage			-1.2	V	Min	$I_{\rm IN} = -18$ mA (Non I/O pins	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$\begin{split} I_{OH} &= -1 \text{ mA} (Q_n, \text{SI/O}) \\ I_{OH} &= -3 \text{ mA} (\text{SI/O}) \\ I_{OH} &= -1 \text{ mA} (Q_n, \text{SI/O}) \\ I_{OH} &= -3 \text{ mA} (\text{SI/O}) \\ I_{OH} &= -1 \text{ mA} (Q_n, \text{SI/O}) \\ I_{OH} &= -3 \text{ mA} (\text{SI/O}) \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5 0.5	v	Min	$\begin{split} I_{OL} &= 20 \text{ mA (All outputs)} \\ I_{OL} &= 20 \text{ mA (Q}_n) \\ I_{OL} &= 24 \text{ mA (SI/O)} \end{split}$	
l _{IH}	Input HIGH Cur	rent			20	μΑ	Max	V _{IN} = 2.7V (Non I/O pins)	
^I BVI	Input HIGH Cur Breakdown Tes				100	μΑ	Max	$V_{IN} = 7.0V$ (Non I/O pins)	
BVIT	Input HIGH Cur Breakdown Tes				1.0	mA	Max	V _{IN} = 5.5V (SI/O)	
կլ	Input LOW Curr	rent			-0.6	mA	Max	V _{IN} = 0.5V	
і _{ін} + Іогн	Output Leakage	e Current			70	μΑ	Max	V _{OUT} = 2.7V (SI/O)	
l _{iL} + Ioz∟	Output Leakage	e Current			-650	μΑ	Max	V _{OUT} = 0.5V (SI/O)	
los	Output Short-C	ircuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	V _{OUT} = V _{CC}	
lzz	Bus Drainage T	est			500	μA	0.0V	$V_{OUT} = V_{CC}$	
Іссн	Power Supply C	Current		114	172	mA	Max	V _O = HIGH	
ICCL	Power Supply C	Current		114	172	mA	Max	$V_{O} = LOW$	

			74F		54	4F	7	4F		
Symbol	Parameter	eter V($T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Fig No
		Min	Тур	Max	Min	Max	Mín	Max		
f _{max}	Maximum Clock Frequency	100	130				85		MHz	2-1
tplh tphl	Propagation Delay STCP to Q _n	3.0 3.0	8.0 10.5	10.5 13.5			2.5 2.5	12.0 15.0	ns	2-3
t _{PHL}	Propagation Delay STMR to Q _n	6.0	16.5	20.5			5.5	22.5	ns	2-3
tpLH tpHL	Propagation Delay SHCP to SI/O	4.0 4.5	6.5 8.0	8.5 10.5			3.5 4.0	9.5 12.0	ns	2-3
t _{PZH} t _{PZL}	Output Enable Time CS to SI/O	5.0 5.5	8.5 9.0	11.0 11.5			4.0 4.5	12.5 13.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time CS to SI/O	3.5 3.0	5.5 4.5	7.5 6.5			3.0 2.5	8.5 7.5		2-,
tpzH tpzL	Output Enable Time R/W to SI/O	4.5 4.5	7.5 8.0	9.5 10.0			4.0 4.0	10.5 11.5	ns	2-
t _{PHZ}	Output Disable Time R/W to SI/O	3.0 2.5	5.5 4.0	7.0 5.5			2.5 2.0	8.0 6.5		2-

AC Operating Requirements: See Section 2 for Waveforms

			54F/74F		F	7	4F		
Symbol	Parameter	$ \begin{array}{c c} T_A = +25^\circ C \\ V_{CC} = +5.0 V \end{array} T_A, V_{CC} = MII \qquad T_A, V_{CC} = Com \end{array} $		$T_{A}, V_{CC} = MII \qquad T_{A}, V_{CC}$		Units	Fig No		
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW \overline{CS} or R/ \overline{W} to STCP	3.5 6.0				4.0 7.0		лз	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	0				0		//3	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW SI/O to SHCP	3.0 3.0				3.5 3.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW SI/O to SHCP	3.0 3.0				3.5 3.5		.10	2-0

673A

National Semiconductor

ADVANCED INFORMATION

54F/74F674 16-Bit Serial/Parallel-In, Serial-Out Shift Register

General Description

674


The 'F674 is a 16-bit shift register with serial and parallel load capability and serial output. A single pin serves alternately as an input for serial entry or as a TRI-STATE® serial output. In the serial-out mode the data recirculates in the register. Chip Select, Read/Write and Mode inputs provide control flexibility.

Features

- 16-Bit serial I/O shift register
- 16-Bit parallel-in, serial-out converter
- Recirculating serial shifting
- Common serial data I/O pin
- Slim 24 lead DIP

Logic Symbols

Connection Diagrams



4-548

Functional Description

The 16-bit shift register operates in one of four modes, as indicated in the Shift Register Operations Table.

Hold—a HIGH signal on the Chip Select (CS) input prevents clocking and forces the Serial Input/Output (SI/O) TRI-STATE buffer into high impedance state.

Serial Load—data present on the Si/O pin shifts into the register on the falling edge of \overline{CP} . Data enters the Q₀ position and shifts toward Q₁₅ on successive clocks.

	Control	Inputs		SI/O	Operating Mode
ĈŜ	R/W	M	ĈP	Status	Operating mode
H	X L	X X	×	High Z Data In	Hold Serial Load
L	н	L	~	Data Out	Serial Output with Recirculation
L	н	н	~	Active	Parallel Load; No Shifting

Shift Register Operations Table


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

-

Block Diagram



TL/F/9586--6

674

Serial Output---the SI/O TRI-STATE buffer is active and the

register contents are shifted out from Q15 and simulta-

Parallel Load—data present on P_0-P_{15} are entered into the register on the falling edge of \overrightarrow{CP} . The SI/O TRI-STATE

To prevent false clocking, CP must be LOW during a LOW-

buffer is active and represents the Q15 output.

neously shifted back into Q₀.

to-HIGH transition of CS.

4

National Semiconductor


54F/74F675A 16-Bit Serial-In, Serial/Parallel-Out Shift Register

General Description

The 'F675A contains a 16-bit serial in/serial out shift register and a 16-bit parallel out storage register. Separate serial input and output pins are provided for expansion to longer words. By means of a separate clock, the contents of the shift register are transferred to the storage register. The contents of the storage register can also be loaded back into the shift register. A HIGH signal on the Chip Select input prevents both shifting and parallel loading.

Features

- Serial-to-parallel converter
- 16-Bit serial I/O shift register
- 16-Bit parallel out storage register
- Recirculating parallel transfer
- Expandable for longer words
- Slim 24 lead package
- 'F675A version prevents false clocking through CS or R/W inputs



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
SI	Serial Data Input	1.0/1.0	20 µA/−0.6 mA		
CS	Chip Select Input (Active LOW)	1.0/1.0	20 µA/−0.6 mA		
SHCP	Shift Clock Pulse Input (Active Falling Edge)	1.0/1.0	20 µA/0.6 mA		
STCP	Store Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/ - 0.6 mA		
R/W	Read/Write Input	1.0/1.0	20 µA/ - 0.6 mA		
SO	Serial Data Output	50/33.3	-1 mA/20 mA		
Q0-Q15	Parallel Data Outputs	50/33.3	-1 mA/20 mA		

Functional Description

Logic Diagram

The 16-Bit shift register operates in one of four modes, as determined by the signals applied to the Chip Select (CS), Read/Write (R/W) and Store Clock Pulse (STCP) input. State changes are indicated by the falling edge of the Shift Clock Pulse (SHCP). In the Shift Right mode, data enters D₀ from the Serial Input (SI) pin and exits from Q₁₅ via the Serial Data Output (SO) pin. In the Parallel Load mode, data from the storage register outputs enter the shift register and serial shifting is inhibited.

The storage register is in the Hold mode when either \overline{CS} or R/W is HIGH. With \overline{CS} and R/W both LOW, the storage register is parallel loaded from the shift register on the rising edge of STCP.

To prevent false clocking of the shift register, SHCP should be in the LOW state during a LOW-to-HIGH transition of \overline{CS} . To prevent false clocking of the storage register, STCP should be LOW during a HIGH-to-LOW transition of \overline{CS} if R/W is LOW, and should also be LOW during a HIGH-to-LOW transition of R/W if \overline{CS} is LOW.

Shift Register Operations Table

	Cont	Operating								
CS	R/W	SHCP	STCP	Mode						
н	x	х	х	Hold						
L	L	\sim	х	Shift Right						
L	н	\sim	L	Shift Right						
L	н	\sim	н	Parallel Load, No Shifting						

Storage Register Operations Table

	Inputs	Operating	
CS			Mode
н	X	х	Hold
L	н	х	Hold
L	L	~	Parallel Load


H = HIGH Voltage Level

= LOW Voltage Level

X = Immaterial

- LOW-to-HIGH Transition

HIGH-to-LOW Transition



TL/F/9587-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

675A

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated lor (mA)

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
			Min	Тур	Max	Cinto	*CC	COnditions	
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA	
Voh	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	l _{OH} = −1 mA l _{OH} = −1 mA l _{OH} = −1 mA	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$	
I _{IH}	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	V _{OUT} = V _{CC}	
ICCH	Power Supply Current			106	160	mA	Max	V _O = HIGH	
ICCL	Power Supply Current			106	160	mA	Max	V _O = LOW	

Symbol		74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			54F T _A , V _{CC} = Mii C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
	Parameter									
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	130				85		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay STCP to Q _n	3.0 3.0	8.0 10.5	10.5 13.5			2.5 2.5	12.0 15.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay SHCP to SO	4.0 4.5	7.0 8.0	9.5 10.5			3.5 4.0	10.5 12.0	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

Symbol		$\begin{array}{c c} 74F & 54 \\ \hline T_{A} = +25^{\circ}C & \\ V_{CC} = +5.0V & \\ \hline T_{A}, V_{CC} & \\ \end{array}$		F 74F					
	Parameter			$\mathbf{T}_{\mathbf{A}}, \mathbf{V}_{\mathbf{CC}} = \mathbf{Mil}$		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW \overline{CS} or R/ \overline{W} to STCP	3.5 5.5				4.0 6.5		ns	2-6
t _հ (H) t _հ (L)	Hold Time, HIGH or LOW CS or R/W to STCP	0		_		0		115	
t _s (H) t _s (L)	Setup Time, HIGH or LOW SI to SHCP	3.0 3.0				3.5 3.5			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	3.0 3.0				3.5 3.5		ns	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW R/W to SHCP	6.5 9.0				7.5 10.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW R/W to SHCP	0 0				0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW STCP to SHCP	7.0 7.0				8.0 8.0			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW STCP to SHCP	0				0		- ns	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW	3.0 3.0				3.5 3.5			2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	3.0 3.0				3.5 3.5		- ns	2-6
t _w (H) t _w (L)	SHCP Pulse Width HIGH or LOW	5.0 5.0				6.0 6.0			
t _w (H) t _w (L)	STCP Pulse Width HIGH or LOW	6.0 5.0				7.0 6.0		ns	2-4

675A

National Semiconductor

54F/74F676 16-Bit Serial/Parallel-In, Serial-Out Shift Register

General Description


676

The 'F676 contains 16 flip-flops with provision for synchronous parallel or serial entry and serial output. When the Mode (M) input is HIGH, information present on the parallel data (P_0-P_{16}) inputs is entered on the falling edge of the Clock Pulse (CP) input signal. When M is LOW, data is shifted out of the most significant bit position while information present on the Serial (SI) input shifts into the least significant bit position. A HIGH signal on the Chip Select (CS) input prevents both parallel and serial operations.

Features

- 16-bit parallel-to-serial conversion
- 16-bit serial-in, serial-out
- Chip select control
- Slim 24 lead 300 mil package

Ordering Code: See Section 5



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
P0-P15	Parallel Data Inputs	1.0/1.0	20 µA/-0.6 mA		
CS	Chip Select Input (Active LOW)	1.0/1.0	$20 \mu \text{A} / -0.6 \text{mA}$		
CP	Clock Pulse Input (Active LOW)	1.0/1.0	20 µA/ - 0.6 mA		
M	Mode Select Input	1.0/1.0	$20 \mu \text{A} / -0.6 \text{mA}$		
SI	Serial Data Input	1.0/1.0	20 µA/ - 0.6 mA		
SO	Serial Output	50/33.3	-1 mA/20 mA		

Functional Description

The 16-bit shift register operates in one of three modes, as indicated in the Shift Register Operations Table.

HOLD—a HIGH signal on the Chip Select (\overline{CS}) input prevents clocking, and data is stored in the sixteen registers.

Shift/Serial Load—data present on the Si pin shifts into the register on the falling edge of \overrightarrow{CP} . Data enters the Q₀ position and shifts toward Q₁₅ on successive clocks, finally appearing on the SO pin.

Parallel Load—data present on P_0-P_{15} are entered into the register on the falling edge of \overrightarrow{CP} . The SO output represents the Q_{15} register output.

To prevent false clocking, \overrightarrow{CP} must be LOW during a LOW-to-HIGH transition of $\overrightarrow{CS}.$


Block Diagram

C	ontrol Inp	Operating Mode	
CS	М	ĈP	operating mode
н	х	x	Hold
L	L	\sim	Shift/Serial Load
L	н	\sim	Parallel Load

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial

HIGH-to-LOW Transition



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

;
;
,
1
•
;
/

in LOW State (Max) twice the rated I_{OL} (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F		Units	v	Conditions
Symbol			Min	Тур	Max	Units	Vcc	Conditions
VIH	Input HIGH Volta	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio			-1.2	v	Min	$l_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC}	2.5 2.5 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 20 \text{ mA}$
Ιн	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
lcc	Power Supply C			52	mA	Max		

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			54F		74F			Fig No
Symbol	Parameter	Parameter V _C		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$		T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	110		45		90		MHz	2-1
^t PLH t _{PHL}	Propagation Delay CP to SO	4.5 5.0	9.0 9.0	11.0 12.5	4.5 5.0	17.0 14.5	4.5 5.0	12.0 13.5	ns	2-3

AC Operating Requirements: See Section 2 for Waveforms

		74	4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW SI to CP	4.0 4.0		4.0 4.0		4.0 4.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	4.0 4.0		4.0 4.0		4.0 4.0			2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW P _n to CP	3.0 3.0		3.0 3.0		3.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW Pn to CP	4.0 4.0		4.0 4.0		4.0 4.0			
t _s (H) t _s (L)	Setup Time, HIGH or LOW M to CP	8.0 8.0		8.0 8.0		8.0 8.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW M to CP	2.0 2.0		2.0 2.0		2.0 2.0			
t ₈ (L)	Setup Time, LOW	10.0		12.0		10.0		ns	2-6
t _h (H)	Hold Time, HIGH	10.0		10.0		10.0		- ns	2-0
t _w (H) t _w (L)	CP Pulse Width 4.0 HIGH or LOW 6.0		5.0 9.0		4.0 6.0		ns	2-4	

ADVANCED INFORMATION

National Semiconductor

54F/74F701 Register, Counter, Comparator


General Description


5

The 'F701 is a high speed 8-bit expandable register/counter/comparator. It is capable of synchronous loading of the counter and/or register as well as an up/down counting facility. The device incorporates an 8-bit bidlrectional data bus which is used to input data to the register or counter. The data bus is also used to output the values held in the register and counter. Internal data paths allow the value held in the register to be transferred to the counter or the values to be transferred from the counter to the register. The outputs of the counter and the register are compared in an "A=B" comparator.

Features

- 8-bit counter/register/comparator
- Synchronous parallel loading and counting
- Look ahead carry capability for easy cascading
- TRI-STATE® output for bus organized systems
- Multi data path routing
- 80 MHz count frequency
- Fully expandable for 16, 24, 32, etc., bit systems





ADVANCED INFORMATION

National Semiconductor

54F/74F702 Read-Back Transceiver

General Description


The 'F702 is a byte wide readback transceiver with bidirectional controls. It is a buffered transceiver that features readback capabilities allowing previously latched data to be read back to the originating bus. These extra pathways are controlled with separate enables in order to allow independent operation of each side of the transceiver.

The Read-Back Transceiver can be used as a buffered interface between two busses. Data can be transmitted from A to B and temporarily stored in the B latch. Later, the data in the B latch can be accessed by the A bus in order to verify that the correct data is held by the B latch. Bus integrity can be verified using the 'F702. Data from A is stored in the B latch. Later, the data is fed back to the A bus and compared to a matching word in the system. If the match is good, then the A bus is maintaining the correct state. The B bus can also be checked in the same manner.


Features

- Bi-directional control
- Allows feedback from latches to original data bus
- Allows independent operation of each side of the transceiver
- 300 Mil 24-pin slimline DIP


Logic Symbol



Connection Diagram



TL/F/9590-2



ADVANCED INFORMATION

National Semiconductor

54F/74F707 400 MHz 8-Bit TTL-ECL Register

General Description

The 'F707 TTL-ECL Shift Register is comprised of an 8-bit transparent holding register with TTL inputs for data and load enable which is translated internally to ECL levels. The holding register is the loading stage for the 8-bit shift register. The shift register is a single direction, two output shift register with a cascade input that is functional during serial shift operations.

The shift register also features a mode input (MODE) and differential ECL clock inputs (SC and \overline{SC}) for synchronous shifting and loading of data, both of which are done on the rising edge of the clock. The mode input is provided for selection of shifting or loading of data. Two outputs are available, one for every fourth bit of the shift register. Parallel loading will take place at speeds up to 100 MHz. Shifting will take place at speeds up to 400 MHz. The 'F707 was designed for high speed TTL-ECL translation applications in high resolution color graphics, instrumentation, and communication systems.


Features

- 400 MHz shift speed
- 100 MHz parallel load speed
- TTL parallel inputs
- ECL serial input
- 10K and 10KH ECL compatible
- Transparent data holding register
- Available in 20-lead DIP


Applications

- High resolution color graphics
- CAE/CAD/CAM applications
- Radar Processing
- Instrumentation


Functional Block Diagram



Connection Diagram



TL/F/9582-2



ADVANCED INFORMATION

National Semiconductor

54F/74F710 400 MHz Single Supply TTL-ECL Shift Register


General Description

The 'F710 Shift Register is comprised of an 8-bit transparent holding register with TTL inputs for data and load enable which is translated internally to ECL levels. The holding register is the loading stage for the 8-bit shift register. The shift register is a single direction, two output shift register with a cascade input that is functional during serial shift operations.

The shift register also features a mode input (MODE) and differential ECL clock inputs (SC and SC) for synchronous shifting and loading of data, both of which are done on the rising edge of the clock. The mode input is provided for selection of shifting or loading of data. Two outputs are available, one for every fourth bit of the shift register. Parallel loading will take place at speeds up to 100 MHz. The 'F710 was designed to be used in systems where both TTL and ECL logic are operating from a common voltage supply.

The 'F710 can be used in applications of high speed TTL-ECL translation such as high resolution color graphics, instrumentation, and communication systems.

Functional Block Diagram




Features

- 400 MHz shift speed
- 100 MHz parallel load speed
- TTL parallel inputs
- ECL serial input
- 10K and 10KH ECL compatible (referenced to V_{CC})
- Transparent data holding register
- Available in 20-lead DIP


Applications

- High resolution color graphics
- CAE/CAD/CAM applications
- Radar Processing
- Instrumentation

Connection Diagram



TL/F/9791-2



ADVANCED INFORMATION

National Semiconductor

54F/74F779 8-Bit Bidirectional Binary Counter with TRI-STATE® Outputs

General Description

779

The 'F779 is a fully synchronous 8-stage up/down counter with multiplexed TRI-STATE I/O ports for bus-oriented applications. All control functions (hold, count up, count down, synchronous load) are controlled by two mode pins (S₀, S₁). The device also features carry lookahead for easy cascading. All state changes are initiated by the rising edge of the clock.


Features


- Multiplexed TRI-STATE I/O ports
- Built-in lookahead carry capability

Connection Diagrams

- Count frequency 100 MHz typ
- Supply current 80 mA typ

Logic Symbols





Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

National Semiconductor

54F/74F821 10-Bit D-Type Flip-Flop

General Description


The 'F821 is a 10-bit D-type flip-flop with TRI-STATE® true outputs arranged in a broadside pinout. The 'F821 is functionally and pin compatible with the AMD's Am29821.

Ordering Code: See Section 5

D3 D4 D₅ DA P7 Da De

Logic Symbols

D۵ D,



for DIP, SOIC and Flatpak for LCC and PCC D₇ D₆ D₅ NC D₄ D₃ D₂ 11 10 19 18 17 16 15 ŌĒ. 24 ٧cc -00 23 2 Do D1' -01 D₈ [2] 3 22 D. 13 D2 -4 21 -02 GND 4 -03 5 20 03. NC 15 -04 D4 . 19 6 CP 🔞 D₅ 18 ·05 0₉ 17 17 08 🖪 -06 Dg 8 D7 16 •07 19 20 21 22 23 24 25 D₈ 10 15 08 07 06 05 NC 04 03 02 Dg 11 14 •09 12 GND 13 CP TL/F/9595-2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
	Data Inputs	1.0/1.0	20 µA/−0.6 mA		
ŌE	Output Enable TRI-STATE Input	1.0/1.0	20 µA/−0.6 mA		
CP	Clock Input	1.0/1.0	20 μA/ 0.6 mA		
O ₀ -O ₉	TRI-STATE Outputs	150/40 (33.3)			

Features

Pin Assignment

- TRI-STATE Outputs
- Direct replacement for AMD's Am29821

Connection Diagrams

Pin Assignment

4 0-1 13 0-0 12 0E

NC

Z Z Z Z Z Z Z Z S O 00

K 26 01

TL/F/9595-3

Functional Description

The 'F821 consists of ten D-type edge-triggered flip-flops. This device has TRI-STATE true outputs for bus systems organized in a broadside pinning. The buffered Clock (CP) and buffered Output Enable (OE) are common to all flipflops. The flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition. With the OE LOW the content of the flip-flops are available at the cutputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops.

Function Table

Inputs		Internal	Output	Function	
ŌĒ	СР	D	a	0	Tenodon
н	н	X	NC	z	Hold
н	L	X	NC	Z	Hold
н	~	L	н	z	Load
н	~	н	L	z	Load
L	~	L	н	L	Data Available
L		н	Ŀ	Н	Data Available
L	н	х	NC	NC	No Change in Data
L	L	х	NC	NC	No Change in Data


L = LOW Voltage Level

H = HIGH Voltage Level

X = Immaterial Z = High Impedance

LOW-to-HIGH Transition

NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter	بيد ـ			Units	Vcc	Conditions	
Symbol	i ulanotti		Тур	Max	Onits	*CC		
V _{IH}	Input HIGH Voltage	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage			0.8	v		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage			-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
V _{OH}	Output HiGH 54F 10% V _{Cl} Voitage 54F 10% V _{Cl} 74F 10% V _{Cl} 74F 10% V _{Cl} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.5 2.5 2.4 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW 54F 10% V _{Cl} Voltage 74F 10% V _{Cl}	- 1		0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	
lін	input HIGH Current			20	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test			100	μA	Max	V _{IN} = 7.0V	
կլ	Input LOW Current			-0.6	mA	Max	$V_{IN} = 0.5V$	
lozh	Output Leakage Current			50	μΑ	Max	V _{OUT} = 2.7V	
IOZL	Output Leakage Current			-50	μΑ	Max	V _{OUT} = 0.5V	
los	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$	
lccz	Power Supply Current		78	100	mA	Max	V _O = HIGH Z	

AC El	AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations									
		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			54	4F	7	4F		
Symbol	Parameter				T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	150		60		70		ns	2–1
t _{PLH} t _{PHL}	Propagation Delay CP to O _n	2.0 2.0	6.4 6.2	9.5 9.5	2.0 2.0	10.5 10.5	2.0 2.0	10.5 10.5	ns	2-3
^t PZH t _{PZL}	Output Enable Time OE to On	2.0 2.0	5.8 6.3	10.5 10.5	2.0 2.0	13.0 13.0	2.0 2.0	11.5 11.5	ns	2-5
t _{PHZ} t _{PLZ}	$\begin{array}{c} \text{Output Disable Time} \\ \overline{\text{OE}} \text{ to } \text{O}_n \end{array}$	1.5 1.5	1.5 3.4 7.0		1.0 1.0	7.5 7.5	1.5 1.5	7.5 7.5		2-5

AC Operating Requirements: See Section 2 for Waveforms

		74F		54	54F		4F				
Symbol	ymbol Parameter		+ 25°C + 5.0V	T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No		
		Min	Max	Min	Max	Min	Max				
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	2.5 2.5		4.0 4.0		3.0 3.0		ns	2-6		
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.5 2.5		2.5 2.5		2.5 2.5			2-0		
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0			6.0 6.0					ns	2-4



54F/74F823 9-Bit D-Type Flip-Flop

General Description

The 'F823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems.

The 'F823 is functionally and pin compatible with AMD's Am29823.


Ordering Code: See Section 5


Features


- TRI-STATE® outputs
- Clock Enable and Clear
- Direct replacement for AMD's Am29823

Connection Diagrams

Logic Symbols







Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
	Data Inputs Output Enable Input	1.0/1.0 1.0/1.0	20 μA/ - 0.6 mA 20 μA/ - 0.6 mA			
CLR	Clear	1.0/1.0	20 µA/ - 0.6 mA			
CP EN	Clock Input Clock Enable	1.0/2.0 1.0/1.0	20 μA/-1.2 mA 20 μA/-0.6 mA			
O ₀ -O ₈	TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)			

Functional Description

The 'F823 device consists of nine D-type edge-triggered flip-flops. It has TRI-STATE true outputs and is organized in broadside pinning. The buffered Clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition. With the \overline{OE} LOW the contents of the flip-flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect the state of the flip-flops. In addi-

tion to the Clock and Output Enable pins, the 'F823 has Clear (CLR) and Clock Enable (EN) pins.

When the $\overline{\text{CLR}}$ is LOW and the $\overline{\text{OE}}$ is LOW, the outputs are LOW. When $\overline{\text{CLR}}$ is HIGH, data can be entered into the flipflops. When $\overline{\text{EN}}$ is LOW, data on the inputs is transferred to the outputs on the LOW to HIGH clock transition. When the $\overline{\text{EN}}$ is HIGH, the outputs do not change state regardless of the data to clock inputs transitions. This device is ideal for parity bus interfacing in high performance systems.

	Function Table						
	l l	nputs			Internal	Output	Function
ŌĒ	CLR	EN	CP	D	Q	0	Tancton
н	н	L	н	х	NC	z	Hold
н	н	L	L	х	NC	z	Hold
н	н	н	х	х	NC	z	Hold
L .	н	н	х	х	NC	NC	Hold
н	L	х	х	Х	н	z	Clear
L	L	х	х	X	н	L	Clear
н	н	L	~	н	н	z	Load
н	н	L	~	н	L	z	Load
L	н	L	\sim	L	н	L	Data Available
L	н	L	~	н	L	н	Data Available
L	н	L	н	х	NC	NC	No Change in Data
L	н	L	L	х	NC	NC	No Change in Data


L = LOW Voltage Level

H = HIGH Voltage Level

X = Immaterial

NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voitage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated loc (mA)

in LOW State (Max) twice the rated IOL (mA) Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commerciai	+4.5V to +5.5V

Symbol	Bara	meter		54F/74	-	Units	Vcc	Conditions
Symbol	i rata	Min	Тур	Max		VCC	Conditions	
VIH	Input HIGH Volta	age	2.0			v		Recognized as a HIGH Sign
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$i_{OL} = 20 \text{ mA}$ $i_{OL} = 24 \text{ mA}$
IIH	Input HIGH Curr	ent			20	μA	Max	V _{IN} = 2.7V
IBVI	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Current				-0.6 -1.2	mA mA	Max Max	
lozh	Output Leakage	Current			50	μΑ	Max	V _{OUT} = 2.7V
	Output Leakage	Current			-50	μΑ	Max	V _{OUT}
los	Output Short-Circuit Current		-60		-1 50	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$
ZZ	Buss Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$
lccz	Power Supply C	urrent		75	100	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations 74F 54F 74F $T_A = +25^\circ C$ $T_A, V_{CC} = MII$ T_A, V_{CC} = Com Fig Symbol Parameter $V_{CC} = +5.0V$ Units $C_L = 50 \, pF$ C_L = 50 pF No $C_L = 50 \, pF$ Min Тур Max Min Max Min Max Maximum Clock Frequency 100 160 70 2–1 fmax 60 MHz Propagation Delay **t**PLH 2.0 5.6 9.5 2.0 10.5 2.0 10.5 2-3 ns t_{PHL} CP to On 2.0 5.2 9.5 2.0 10.5 2.0 10.5 Propagation Delay tPHL 4.0 7.1 12.0 4.0 13.0 4.0 13.0 2–3 ns CLR to On **Output Enable Time** 2.0 5.8 10.5 2.0 13.0 2.0 11.5 t_{PZH} OE to On t_{PZL} 2.0 5.5 10.5 2.0 13.0 2.0 11.5 ns 2-5 **Output Disable Time** 1.5 2.9 7.5 t_{PHZ} 7.0 1.0 7.5 1.5 OE to On 1.5 2.7 7.0 1.0 7.5 1.5 7.5 t_{PLZ}

AC Operating Requirements: See Section 2 for Waveforms

		7	4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = Mil		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	2.5 2.5		4.0 4.0		3.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	LOW 2.5 2.5		2.5 2.5		2.5 2.5		113	2-0
t _s (H) t _s (L)	Setup Time, HIGH or LOW	4.5 2.5		5.0 3.0		5.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW EN to CP	2.0 0		3.0 1.0		2.0 0		113	2-0
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0		6.0 6.0		6.0 6.0		ns	2-4
t _w (L)	CLR Pulse Width, LOW	5.0		5.0		5.0		ns	2-4
t _{rec}	CLR Recovery Time	5.0		5.0		5.0		ns	2-6

4

54F/74F825 8-Bit D-Type Flip-Flop

General Description


825

The 'F825 is an 8-bit buffered register. It has Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming systems. Also included in the 'F825 are multiple enables that allow multiuser control of the interface.

The 'F825 is functionally and pin compatible with AMD's Am29825.


Ordering Code: See Section 5

Logic Symbols



Features

- TRI-STATE® output
- Clock enable and clear
- Multiple output enables
- Direct replacement for AMD's Am24825



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
D0-D7	Data Inputs	1.0/1.0	20 µA/−0.6 mA			
00-07	TRI-STATE Data Outputs Output Enable Input	150/40 (33.3)	-3 mÅ/24 mA (20 mA)			
OE1, OE2, OE3	Output Enable Input	1.0/1.0	20 µA/-0.6 mA			
EN	Clock Enable	1.0/1.0	20 µA/ - 0.6 mA			
CLR	Clear	1.0/1.0	20 µA/-0.6 mA			
СР	Clock Input	1.0/2.0	20 µA/ – 1.2 mA			

4-576

Functional Description

The 'F825 consists of eight D-type edge-triggered flip-flops. This device has TRI-STATE true outputs and is organized in broadside pinning. In addition to the clock and output enable pins, the buffered clock (CP) and buffered Output Enable (OE) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold times requirements on the LOW-to-HIGH CP transition. With the OE LOW the contents of the flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE

input does not affect the state of the flip-flops. The 'F825 has Clear (CLR) and Clock Enable (EN) pins.

When the CLR is LOW and the OE is LOW the outputs are LOW. When CLR is HIGH, data can be entered into the flipflops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the EN is HIGH the outputs do not change state, regardless of the data or clock input transitions.

		Inputs			internal	Output	Function
ŌE	CLR	ĒŇ	CP	D	Q	0	- unouch
н	н	L	н	х	NC	z	Hold
н	н	L	L	x	NC	z	Hold
н	н	н	х	x	NC	z	Hold
L	н	н	х	х	NC	NC	Hold
н	L	х	х	x	н	z	Clear
L	L	х	х	х	н	L	Clear
н	н	L	~	L	н	z	Load
н	н	L	~	н	L	z	Load
L	н	L	~	L	н	L L	Data Available
L	н	L	~	н	L	н	Data Available
L	н	L	н	х	NC	NC	No Change in Data
L	н	L	L	X	NC	NC	No Change in Data

Function Table

L == LOW Voltage Level


H = HIGH Voltage Level

X = Immaterial

Z = High Impedance

= LOW-to-HIGH Transition NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F		Units	Vcc	Conditions
Symbol	raia		Min	Тур	Max	Units	VCC	Conditions
VIH	input HIGH Volta	age	2.0			V		Recognized as a HIGH Signa
VIL	Input LOW Volta	ige			0.8	v		Recognized as a LOW Signa
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} = -18 mA
Vон	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 24 \text{ mA}$
ін	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
I <mark>BV</mark> I	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V
۱ _{۱L}	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
lozh	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
lozl	Output Leakage	Current			-50	μΑ	Max	$V_{OUT} = 0.5V$
los	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$
Izz	Buss Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$
lccz	Power Supply C	urrent		75	90	mA	Max	V _O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F			5	4F	7	4F		
Symbol	Parameter	Vc	A = +25° C = +5. C = 50 p	ov		c = Mil 50 pF		= Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	100	160		60		70		MHz	2-1
t _{PLH} t _{PHL}	Propagation Delay CP to O _n	2.0 2.0	6.5 6.6	9.5 9.5	2.0 2.0	10.5 10.5	2.0 2.0	10.5 10.5	ns	2-3
t _{PHL}	Propagation Delay $\overline{\text{CLR}}$ to O _n	4.0	7.4	12.0	4.0	13.0	4.0	13.0	ns	2–3
^t PZH t _{PZL}	Output Enable Time \overline{OE} to O_n	2.0 2.0	6.5 6.6	10.5 10.5	2.0 2.0	13.0 13.0	2.0 2.0	11.5 11.5	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OE} to O_n	1.5 1.5	3.5 3.3	7.0 7.0	1.0 1.0	7.5 7.5	1.5 1.5	7.5 7.5		

AC Operating Requirements: See Section 2 for Waveforms

			4F	54	F	7	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC} = MII		T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to CP	2.5 2.5		4.0 4.0		3.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to CP	2.5 2.5		2.5 2.5		2.5 2.5			
t _s (H) t _s (L)	Setup Time, HIGH or LOW EN to CP	4.5 2.5		5.0 3.0		5.0 3.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	2.0 0		3.0 2.0		1.0 0			
t _w (H) t _w (L)	CP Pulse Width HIGH or LOW	5.0 5.0		6.0 6.0		6.0 6.0		ns	2-4
t _w (L)	CLR Pulse Width, LOW	5.0		5.0		5.0		ns	2-4
t _{rec}	CLR Recovery Time	5.0		5.0		5.0		ns	2-6

National Semiconductor

54F/74F827 • 54F/74F828 10-Bit Buffers/Line Drivers


General Description


The 'F827 and 'F828 10-bit bus buffers provide high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility.

The 'F827 and 'F828 are functionally- and pin-compatible to AMD's Am29827 and Am29828. The 'F828 is an inverting version of the 'F827.

Features

- TRI-STATE® output
- 'F828 is inverting
- Direct replacement for AMD's Am29827 and Am29828





Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input	1.0/1.0	20 µA/−0.6 mA			
D0-D7	Data Inputs	1.0/1.0	20 µA/-0.6 mA			
O ₀ -O ₇	Data Outputs, TRI-STATE	600/106.6 (80)	-12 mA/64 mA (48 mA)			

Functional Description

Logic Diagrams

The 'F827 and 'F828 are line drivers designed to be employed as memory address drivers, clock drivers and busoriented transmitters/receivers which provide improved PC board density. The devices have TRI-STATE outputs controlled by the Output Enable (\overline{OE}) pins. The outputs can sink 64 mA (48 mA mil) and source 15 mA. Input clamp diodes limit high-speed termination effects.

Function Table


Inp	uts	Out	puts	
ŌĒ	Dn	Ċ) _n	Function
ŬL.	Dn	'F827	'F828	
L	н	H	L	Transparent
L	L	L	н	Transparent
Н	х	Z	Z	High Z

H = HIGH Voltage level


L = LOW Voltage Level

Z = High Impedance

X = Immaterial



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. 'F828



TL/F/9598-11

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	
V _{CC} Pin Potential to	0.51/1- 1.7.01/
Ground Pin	-0.5V to $+7.0V$
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated In (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F		Units	Vcc	Conditions
Symbol	Fala	Min Typ Max		Unita	*66	Conditiona		
VIH	Input HIGH Volt	lage	2.0			V		Recognized as a HIGH Signa
VIL	Input LOW Volt	age			0.8	v		Recognized as a LOW Signa
VCD	Input Clamp Dic	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.4 2.0 2.4 2.0 2.7 2.0			v	Min	$\begin{split} I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -12 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -12 \text{ mA} \\ I_{OH} &= -12 \text{ mA} \\ I_{OH} &= -3 \text{ mA} \\ I_{OH} &= -15 \text{ mA} \end{split}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.55 0.55	v	Min	$I_{OL} = 48 \text{ mA}$ $I_{OL} = 64 \text{ mA}$
Ιн	Input HIGH Cur	rent			20	μA	Max	$V_{IN} = 2.7V$
IBVI	Input HIGH Cun Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curr	ent			-0.6	mA	Max	V _{IN} = 0.5V
lozh	Output Leakage	e Current			50	μΑ	Max	$V_{OUT} = 2.7V$
lozL	Output Leakage	e Current			- 50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Ci	rcuit Current	-100		-225	mA	Max	$V_{OUT} = 0V$
ICEX	Output HIGH Le	akage Current		_	240	μA	Max	$V_{OUT} = V_{CC}$
IZZ	Bus Drainage T	est			500	μΑ	0.0V	$V_{OUT} = V_{CC}$
Іссн	Power Supply C	Current ('F827)		30	45	mA	Max	V _O = HIGH
ICCL	Power Supply Current ('F827)			60	90	mA	Max	V _O = LOW
Iccz	Power Supply Current ('F827)			40	60	mA	Max	V _O = HIGH Z
ССН	Power Supply C	Current ('F828)		14	20	mA	Max	V _O = HIGH
ICCL	Power Supply C	Current ('F828)		56	85	mA	Max	V _O = LOW
Iccz	Power Supply C	Current ('F828)	_	35	50	mA	Max	Vo = HIGH Z

827 • 828

			74F		5	4F	7	4F		
Symbol	Parameter	Parameter $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$			T _A , V _{CC} = Mil C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Мах	Min	Max		
telh tehl	Propagation Delay Data to Output ('F827)	1.0 1.5	3.0 3.3	5.5 5.5	1.0 1.5	7.5 7.0	1.0 1.5	6.5 6.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay Data to Output ('F828)	1.0 1.0	3.0 2.0	5.0 4.0	1.0 1.0	6.5 5.0	1.0 1.0	5.5 4.0	ns	2-3
tpzH tpzL	Output Enable Time OE to O _n	3.0 3.5	5.7 6.8	9.0 11.5	2.5 3.0	10.0 12.5	2.5 3.0	9.5 12.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	1.5 1.0	3.3 3.5	8.0 8.0	1.5 1.0	9.0 9.0	1.5 1.0	8.5 8.5	ns	2-5

54F/74F841 **10-Bit Transparent Latch**


General Description


The 'F841 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The 'F841 is a 10-bit transparent latch, a 10bit version of the 'F373.

The 'F841 is functionally and pin compatible to AMD's Am29841.

Ordering Code: See Section 5

Logic Symbols






Pin Assignment for

Connection Diagrams

Direct replacement for AMD's Am29841

Features ■ TRI-STATE® output



TL/F/9599-2

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
D ₀ -D ₉ O ₀ -O ₉ OE LE	Data Inputs TRI-STATE Outputs Output Enable Input Latch Enable	1.0/1.0 150/40 (33.3) 1.0/1.0 1.0/1.0	20 μA/ 0.6 mA 3 mA/24 mA (20 mA) 20 μA/0.6 mA 20 μA/0.6 mA			

Functional Description


The 'F841 device consists of ten D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition.

On the LE HIGH-to-LOW transition, the data that meets the setup and hold time is latched. Data appears on the bus when the Output Enable (OE) is LOW. When OE is HIGH the bus output is in the high impedance state.

Function Table								
	Inputs Internal Output							
ŌE	E LE D		Q	0	Function			
x	x	x	×	z	High Z			
н	н	L	L	z	High Z			
н	н	н	н	z	High Z			
н	L	x	NC	z	Latched			
L	н	L	L	L L	Transparent			
L	н	н	н	н	Transparent			
L L	L	х	NC	NC	Latched			
L	х	х	н	н	Preset			
L	х	x	L	L	Clear			
L L	х	x	н	н	Preset			
н	L	x	L	z	Latched			
н	L	x	н	Z	Latched			



- X = Immaterial
- Z = HIGH Impedance NC = No Change



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	55°C to + 125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient

Free Air Ambient Temperature Military Commercial	- 55°C to + 125°C 0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Symbol			Min	Тур	Max	0 mile	*00		
VIH	Input HIGH Voltage		2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	>		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Volt	age			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage 54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}		2.5 2.4 2.5 2.4 2.7 2.7			~	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	$I_{OL} = 20 \text{ mA}$ $I_{OL} = 24 \text{ mA}$	
Ιн	Input HIGH Current				20	μΑ	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
lozh	Output Leakage Curren	ıt			50	μΑ	Max	$V_{OUT} = 2.7V$	
IOZL	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$	
los	Output Short-Circuit Current		-60		- 150	mA	Max	$V_{OUT} = 0V$	
ICEX	Output HIGH Leakage Current				250	μΑ	Max	$V_{OUT} = V_{CC}$	
ZZ	Bus Drainage Test				500	μΑ	0.0V	$V_{OUT} = V_{CC}$	
Iccz	Power Supply Current			69	92	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		74F T _A = +25°C V _{CC} = +5.0V C _L = 50 pF			54F T _A , V _{CC} = Mii C _L = 50 pF		74F T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
Symbol	Parameter									
		Min	Тур	Max	Min	Max	Min	Max	1	
t _{PLH} t _{PHL}	Propagation Delay D _n to O _n	2.5 1.5		8.0 6.5			2.0 1.5	9.0 7.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	5.0 2.0		12.0 7.5			4.5 2.0	13.5 8.0	ns	2-3
t _{PZH}	Output Enable Time OE to On	2.5 2.5		8.5 9.0			2.0 2.0	9.5 10.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OE} to O_n	1.0 1.0		6.5 6.5			1.0 1.0	7.5 7.5		2-5

AC Operating Requirements: See Section 2 for Waveforms

		74F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		54F T _A , V _{CC} = Mil		74F T _A , V _{CC} = Com		Units	Fig No
Symbol	Parameter								
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to LE	2.0 2.0				2.5 2.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to LE	2.5 3.0				3.0 3.5			
t _w (H)	LE Pulse Width, HIGH	4.0				4.0		ns	2-4



54F/74F843 9-Bit Transparent Latch

General Description

The 'F843 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The 'F843 is functionally and pin compatible with AMD's Am29843.

ŌĒ

D₀-

D

D2

D3

D4

Dş

D₆

D7


Da

CLR -

GND

Ordering Code: See Section 5

Logic Symbols






Connection Diagrams Pin Assignment Pin Assignment

TI /F/9453-2

Direct replacement for AMD's Am29843

Features TRI-STATE® output



Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input i _{IH} /I _{IL} Output I _{OH} /I _{OL}			
D0-D8	Data Inputs	1.0/1.0	20 µA/−0.6 mA			
ŌĒ	Output Enable Input	1.0/1.0	20 µA/−0.6 mA			
LE	Latch Enable	1.0/1.0	20 µA/−0.6 mA			
CLR	Clear	1.0/1.0	20 µA/−0.6 mA			
PRE	Preset	1.0/1.0	20 µA/−0.6 mA			
00-08	TRI-STATE Data Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)			

Functional Description

The 'F843 consists of nine D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the Output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus


	Function Table											
	inp	uts			Internal	Output	Function					
CLR	PRE	ŌE	LE	D	Q	0	ranouon					
н	н	х	х	х	x	z	High Z					
н	н	н	н	L	L	z	High Z					
н	н	н	н	н	н	Z Z	High Z					
н	н	н	L	х	NC	Z	Latched					
н	н	L	н	L	L	L	Transparent					
н	н	L	н	н	н	н	Transparent					
н	н	L	L	х	NC	NC	Latched					
н	L	L	х	х	н	н	Preset					
L	н	L	х	х	L	L	Clear					
L	L	L	х	х	н	н	Preset					
L	н	н	L	х	L	z	Latched					
н	L	н	L	х	н	z	Latched					

output is in the high impedance state. In addition to the LE and \overrightarrow{OE} pins, the 'F843 has a Clear (\overrightarrow{CLR}) pin and a Preset (\overrightarrow{PRE}). These pins are ideal for parity bus interfacing in high performance systems. When \overrightarrow{CLR} is LOW, the outputs are LOW if \overrightarrow{OE} is LOW. When \overrightarrow{CLR} is HIGH, data can be entered into the latch. When \overrightarrow{PRE} is LOW, the Outputs are HIGH if \overrightarrow{OE} is LOW. Preset overrides \overrightarrow{CLR} .

H = HIGH Voltage Level

- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance
- NC = No Change

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to + 70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74	F	Units	Vcc	Conditions	
Symbol	Faiametei		Min	Тур	Max	Onits	VCC	Conditionits	
VIH	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
VIL	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$	
VOL	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}		·	0.5 0.5	v	Min	$l_{OL} = 20 \text{ mA}$ $l_{OL} = 24 \text{ mA}$	
hн	input HIGH Current				20	μA	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
l _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
IOZH	Output Leakage Current				50	μA	Max	V _{OUT} = 2.7V	
lozL	Output Leakage Current				-50	μA	Max	$V_{OUT} = 0.5V$	
los	Output Short-Circuit Current		-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage current				250	μΑ	Max	V _{OUT} = V _{CC}	
lzz	Bus Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$	
lcc	Power Supply Current			65	90	mA	Max		

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		54	\$F	7	4F		
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			T _A , V _{CC} = MII C _L = 50 pF		$\begin{array}{l} \textbf{T}_{A}, \textbf{V}_{CC} = \textbf{Com} \\ \textbf{C}_{L} = 50 \ \textbf{pF} \end{array}$		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay D _n to O _n	2.5 1.5	5.4 4.2	8.0 6.5			2.0 1.5	9.0 7.0	ns	2-3
t _{PLH} t _{PHL}	Propagation Delay LE to O _n	5.0 2.0	8.5 4.7	12.0 7.5			4.5 2.0	13.5 8.0	ns	2-3
t _{PLH}	Propagation Delay PRE to On	3.0	7.3	10.0			2.5	11.0	ns	2-3
t _{PHL}	Propagation Delay CLR to On	3.0	6.9	10.0			2.5	11.0	ns	2–3
^t PZH ^t PZL	Output Enable Time	2.5 2.5	5.0 6.1	8.5 9.0			2.0 2.0	9.5 10.0	ns	2–3
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OE} to O_n	1.0 1.0	3.6 3.4	6.5 6.5			1.0 1.0	7.5 7.5	ns	2–5

AC Operating Requirements: See Section 2 for Waveforms

	-	74	ŧF	54	F	74	4F		
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$		T _A , V _{CC}	. = Mii	T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to LE	2.0 2.0				2.5 2.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to LE	2.5 3.0				3.0 3.5			2-0
t _w (H)	LE Pulse Width, HIGH	4.0				4.0		ns	2-4
t _w (L)	PRE Pulse Width, LOW	5.0				5.0		ns	2-4
t _w (L)	CLR Pulse Width, LOW	5.0				5.0		ns	2-4
t _{rec}	PRE Recovery Time	10.0				10.0		ns	2-6
t _{rec}	CLR Recovery Time	12.0				13.0		ns	2-6

54F/74F845 8-Bit Transparent Latch


General Description

The 'F845 bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity.

The 'F845 is functionally- and pin-compatible with AMD's Am29845.

Ordering Code: See Section 5

Logic Symbols



for DIP, SOIC and Flatpak OE, 24 Vcc OE2-23 - ÖĒ3 2 ·0₀ 3 22 D₀ -01 21 D D2 5 20 -0₂ D3 6 19 -03 -04 D4 7 18 D5 8 17 •05 -0₆ D₆ 9 16 D7 10 15 •07 CLR 11 14 PRE GND 12 13 ·LE TL/F/9601-1


Pin Assignment

Features

TRI-STATE® cutputs

Direct replacement for AMD's Am29845

Connection Diagrams



Unit Loading/Fan Out: See Section 2 for U.L. definitions


			54F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
D0-D7 O0-O7 OE1-OE3 LE CLR PRE	Data Inputs Data Outputs Output Enables Latch Enable Clear Preset	1.0/1.0 150/40 (33.3) 1.0/1.0 1.0/1.0 1.0/1.0 1.0/1.0	20 µA/-0.6 mA -3.0 µA/24 mA (20 mA) 20 µA/-0.6 mA 20 µA/-0.6 mA 20 µA/-0.6 mA 20 µA/-0.6 mA

Functional Description

The 'F845 consists of eight D-type latches with TRI-STATE outputs. The flip-flops appear transparent to the data when Latch Enable (LE) is HIGH. This allows asynchronous operation as the output transition follows the data in transition.

On the LE HIGH-to-LOW transition, the data that meets the setup times is latched. Data appears on the bus when the output Enable (\overline{OE}) is LOW. When \overline{OE} is HIGH, the bus output is in the high impedance state.

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

	Function Table												
	Inp	outs			Internal	Internal Output							
CLR	PRE	ŌĒ	LE	D	Q	0	Function						
н	н	н	Х	Х	X	z	High Z						
H	н	н	н	L	L	z	High Z						
H	н	н	н	н	н	Z	High Z						
н	н	н	L	х	NC	z	Latched						
н	н	L	н	L	L	L	Transparent						
н	н	L	н	н	н	н	Transparent						
H I	н	L	L	х	NC	NC	Latched						
н	L	L	х	х	н	н	Preset						
L	н	L	х	х	L	L	Clear						
L	L	L	х	х	н	н	Preset						
L	н	н	L	х	L	z	Latched						
н	L	н	L	х	н	Z	Latched						

 $\begin{array}{l} H \ = \ HIGH \ Voltage \ Level \\ L \ = \ LOW \ Voltage \ Level \\ X \ = \ Immaterial \\ Z \ = \ High \ Impedance \\ NC \ = \ No \ Change \end{array}$

TL/F/9601-4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	- 55°C to + 125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	- 30 mA to + 5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Parameter			54F/74F	-	Units	Vcc	Conditions	
Symbol	Faia	i urumotor			Max		VCC	Conditions	
VIH	input HIGH Voit	age	2.0			v		Recognized as a HIGH Signal	
VIL	Input LOW Volta	iĝe –			0.8	v		Recognized as a LOW Signal	
VCD	Input Clamp Dio	de Voltage			-1.2	v	Min	l _{IN} ≔ −18 mA	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$ $I_{OH} = -1 \text{ mA}$ $I_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 74F 10% V _{CC}			0.5 0.5	v	Min	l _{OL} = 20 mA l _{OL} = 24 mA	
Чн	Input HIGH Curr	ent			20	μA	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Curr Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Curre	ent			-0.6	mA	Max	V _{IN} = 0.5V	
lozн	Output Leakage	Current			50	μA	Max	$V_{OUT} = 2.7V$	
lozl	Output Leakage	Current			- 50	μΑ	Max	V _{OUT} = 0.5V	
los	Output Short-Cir	cuit Current	-60		- 150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$	
zz	Bus Drainage Te	əst			500	μΑ	0.0V	V _{OUT} = V _{CC}	
lccz	Power Supply C	urrent		63	85	mA	Max	V _O = HIGH Z	

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

		$74F$ $T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			5	4F	7	4F		
Symbol	Parameter				T _A , V _{CC} = Mii C _L = 50 pF		T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
tëlh tehl	Propagation Delay D _n to O _n	2.5 1.5	4.8 3.6	8.0 6.5			2.0 1.5	9.0 7.0	ns	2-3
telh tehl	Propagation Delay LE to O _n	5.0 2.0	8.1 4.4	12.0 7.5			4.5 2.0	13.5 8.0	ns	2-3
tplH	Propagation Delay PRE to On	3.0	5.9	10.0			2.5	11.0	ns	2-3
tpHL	Propagation Delay CLR to On	3.0	6.5	10.0			2.5	11.0	ns	2-3
tpzH tpzL	Output Enable Time OE to O _n	2.5 2.5	5.8 7.6	9.5 12.0			2.0 2.0	10.5 13.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time	1.0 1.0	3.1 2.8	7.5 6.5			1.0 1.0	8.5 7.5	ns	2-5

Symbol		7	4F	54	F	7	4F	ļ	1
	Parameter	1 7	+ 25°C + 5.0V	T _A , V _{CC}	; = MII	T _A , V _{CC} = Com		Units	Fig No
		Min	Max	Min	Max	Min	Max	1	
t _s (H) t _s (L)	Setup Time, HIGH or LOW D _n to LE	2.0 2.0				2.5 2.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW D _n to LE	2.5 3.0				3.0 3.5		ns	2-6
t _w (H)	LE Pulse Width, HIGH	4.0				4.0		ns	2-4
t _w (L)	PRE Pulse Width, LOW	5.0				5.0		ns	2-4
t _w (L)	CLR Pulse Width, LOW	5.0				5.0		ns	2-4
t _{rec}	PRE Recovery Time	10.0				10.0		ns	2-6
t _{rec}	CLR Recovery Time	12.0				13.0		ns	2-6

National Semiconductor

54F/74F968 1 Mbit Dynamic RAM Controller

General Description


88


The 'F968 is a high performance memory controller, replacing many SSI and MSI devices by grouping several unique functions. It provides two 10-bit address latches and two 10bit counters for row and column address generation during refresh. A 2-bit bank select latch for row and column address generation during refresh and a 2-bit bank select latch for the two high order address bits are provided to select one of the four RAS and CAS outputs.

Ordering Code: See Section 5 Logic Symbol

Features

- Provides control for 16K, 64K, 256K or 1 Mbit DRAM systems
- Outputs directly drive up to 88 DRAMs
- Chip select for easy expansion
- Provides memory refresh with error correction mode
- 52-pin plastic leaded chip carrier





Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54	F/74F
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}
AC0-AC9	Column Address Inputs	1.0/1.0	20 µA/ −0.6 mA
AR0-AR9	Row Address Inputs	1.0/1.0	20 µA/ - 0.6 mA
MC ₀ , MC ₁	Mode Control Inputs	1.0/1.0	$20 \mu A / -0.6 m A$
CS	Chip Select Input	1.0/1.0	$20 \mu A / -0.6 m A$
MSEL	Multiplexer Select Input	1.0/1.0	$20 \mu A / -0.6 m A$
LE	Latch Enable Input	1.0/1.0	$20 \mu \text{A} / -0.6 \text{mA}$
SEL ₀ , SEL ₁	Bank Select Inputs	1.0/1.0	$20 \mu A / -0.6 m A$
RASI	Row Address Strobe In	1.0/1.0	$20 \mu A / -0.6 m A$
CASI	Column Address Strobe In	1.0/1.0	$20 \mu A / - 0.6 m A$
ŌĒ	Output Enable	1.0/1.0	$20 \mu A / - 0.6 m A$
RAS0-RAS3	Row Address Strobe Outputs	150/1.667	-3 mA/1.0 mA
$\overline{CAS}_0 - \overline{CAS}_3$	Column Address Strobe Outputs	150/1.667	-3 mA/1.0 mA
Q ₀ -Q ₉	Address Outputs	150/1.667	-3 mA/1.0 mA

Pin Description

Name	1/0	Description
AR ₀ -AR ₉ AC ₀ -AC ₉	I	Address Inputs. $AR_0 - AR_9$ are latched in as the 10-bit Row Address for the RAM. These inputs drive $Q_0 - Q_9$ when the 'F968 is in the Read/Write mode and MSEL is LOW. $AC_0 - AC_9$ are latched in as the Column Address, and will drive $Q_0 - Q_9$ when MSEL is HIGH and the 'F968 is in the Read/Write mode. The addresses are latched with the Latch Enable (LE) signal.
SEL0-SEL1	I	Bank Select. These two inputs are normally the two higher order address bits, and are used in the Read/Write mode to select which bank of memory will be receiving the RAS _n and CAS _n signals after RASI and CASI go HIGH.
LE	I	Latch Enable. This active-HIGH input causes the Row, Column and Bank Select latches to become transparent, allowing the latches to accept new input data. A LOW input on LE latches the input data, assuming it meets the setup and hold time requirements.
MSEL	l	Multiplexer Select. This input determines whether the Row or Column Address will be sent to the memory address inputs. When MSEL is HIGH the Column Address is selected, while the Row Address is selected when MSEL is LOW. The address may come from either the address latch or refresh address counter depending on MC ₀ , MC ₁ .
ĊŚ	I	Chip Select. This active-LOW input is used to enable the 'F968. When \overline{CS} is active, the 'F968 operates normally in all four modes. When \overline{CS} goes HIGH, the device will not enter the Read/Write mode. This allows other devices to access the same memory that the 'F968 is controlling (e.g., DMA controller).
ÖE	Ι	Output Enable. This active-LOW input enables/disables the output signals. When OE is HIGH, the outputs of the 'F968 enter the high impedance state. The OE signal allows more than one 'F968 to control the same memory, thus providing an easy method to expand the memory size.
MC ₀ , MC ₁	Ι	Mode Control. These inputs are used to specify which of the four operating modes the 'F968 should be using. The description of the four operating modes is given in the Mode Control Function Table.
Q ₀ -Q ₉	0	Address Outputs. These address outputs will feed the DRAM address inputs and provide drive for memory systems up to 500 pF in capacitance.
RASI	I	Row Address Strobe Input. During normal memory cycles, the decoded RAS _n output (RAS ₀ , RAS ₁ , RAS ₂ or RAS ₃) is forced LOW after receipt of RASI. In either refresh mode, all four RAS _n outputs will go LOW following RASI going HIGH.
RAS ₀ -RAS ₃	0	Row Address Strobe. Each one of the Row Address Strobe outputs provides a $\overline{\text{RAS}}_n$ signal to one of the four banks of dynamic memory. Each will go LOW only when selected by SEL ₀ and SEL ₁ and only after RASI goes HIGH. All four go LOW in response to RASI in either of the Refresh modes.
CASI	I	Column Address Strobe Input. This input going active will cause the selected CAS _n output to be forced LOW.
CAS0-CAS3	0	Column Address Strobe. During normal Read/Write cycles the two select bits (SEL ₀ , SEL ₁) determine which CAS _n output will go active following CASI going HIGH. When memory error correction is performed, only the CAS _n signal selected by CNTR ₀ and CNTR ₁ will be active. For non-error correction cycles, all four CAS _n outputs remain HIGH.

Functional Description

The 74F968 is a 1 Mbit DRAM controller which is functionally equivalent to AMD's Am29368. The 74F968 provides row/column address multiplexing, refresh address generation and bank selection for up to four banks of RAMs.

Twenty-two (22) address bits $(AR_0-AR_9, AC_0-AC_9 and bank select addresses SEL_0 and SEL_1)$ are presented to the controller. These addresses are latched by a 22-bit latch. A 22-bit counter generates the refresh address.

A 10-bit multiplexer selects the output address between the input row address, column address, refresh counter row address, column address, or zero (clear). Four RAS and four CAS outputs select the appropriate bank of RAMs and strobe in the row and column addresses.

It should be noted that the counters are cleared (MC_0 , $MC_1 = 1$, 1) on the next RASI transition, but the Q outputs are asynchronously cleared through the multiplexer.

		Mode Control Function Table							
MC ₁	MC ₀	Operating Mode							
L	L	Refresh without Error Correction— Refresh cycles are performed with only the Row Counter being used to generate addresses. In this mode, all four RAS _n outputs are active while the four CAS _n signals are kept HIGH.							
L	н	Refresh with Error Correction/Initialize — During this mode, refresh cycles are done with both the Row and Column counters generating the addresses. MSEL is used to select between the Row and Column counter. All four \overrightarrow{RAS}_n outputs go active in response to RASI, while only one \overrightarrow{CAS}_n output goes LOW in response to CASI. The Bank Counter keeps track of which \overrightarrow{CAS}_n output will go active. This mode of operation is possible when supported by an error detection/correction circuit such as the 'F632.							
н	L	Read/Write — This mode is used to perform Read/Write cycles. Both the Row and Column addresses are latched and multiplexed to the address output lines using MSEL; SEL ₀ and SEL ₁ are decoded to determine which \overline{RAS}_n and \overline{CAS}_n will be active.							
н	н	Clear Refresh Counter — This mode will clear the three refresh counters (Row, Column and Bank) on the HIGH-to-LOW transition of RASI, putting them at the start of the refresh sequence. In this mode, all four RAS _n outputs are driven LOW upon receipt of RASI so that DRAM wake-up cycles are performed. This mode also asynchronously clears the Q _n outputs.							

H = HIGH Voltage Level L = LOW Voltage Level

Address Output Function Table


				·	
CS	MC1	MCo	MSEL	Mode	MUX Output
	L	L	x	Refresh without Error Correction	Row Counter Address
		н	н	Refresh with Error Correction	Column Counter Address
L	-		L		Row Counter Address
F	н		н	Read/Write	Column Address Latch
		-	L		Row Address Latch
	н	н	x	Clear Refresh Counter	Zero
	L	Ľ	x	Refresh without Error Correction	Row Counter Address
		н	н	Refresh with Error Correction	Column Counter Address
н			L		Row Counter Address
	н	L	x	Read/Write	Zero
	н	н	х	Clear Refresh Counter	Zero

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

					R	AS Output Fi	unction Tal	ble				
RASI	CS	MC ₁	MC ₀	SEL1	SEL0		Mode			RAS ₁	RAS ₂	RAS
L	х	х	х	х	x	Non-Refr	Non-Refresh			н	н	н
		L	L	×	x	Refresh v	vithout Erro	r Correction	L	L	L	L
		L	н	x	x	Refresh v	vith Error Co	orrection	L	L	H L H H H L H L H L H H H H H H H H H H H H H	L
				L	L	Read/Wr	ite		L	н		н
	L	н	L	L	н				н	L		н
н			-	н	L				н	н	L	н
				н	н						н	L
		н	н	x	X	Clear Ref	resh Count	er	L	L	L	L
		L	L	x	x	Refresh v	vithout Erro	r Correction	L	L	L	L
	н	L	н			Refresh v	vith Error Co	orrection	L	L	L	L
		н	L			Read/Wr	ite		н	н	н	н
		н	н			Clear Ref	resh Count	er	L	Ľ	L	L
					Ĉ	AS Output Fi	unction Tal	ble				
	ir	nputs	-		nternal	Counter	Inp	uts		Outp	uts	
CASI	CS	MC ₁	MC) CN	ITR ₁	CNTR ₀	SEL1	SEL ₀	CAS ₀	CAS ₁	CAS ₂	CAS
		L	L		x	х	x	x	н	н	н	н
					L	L			L	н н_	н	
		ι ι	н		L	н	x	×	н	L	L L H L CAS ₂ H H H L H H H H H H	н
		_			н	L			н	н	L	н
	L				н	н			н	н	н	L
	-						L	L	L	н	н	н
		н	L		x	x	L	н	н	L	н	н
			-		^		н	L	н	н	L	н
н							н_	н	н	н	н	L
		н	н		x	x	x	x	н	н	н	н
		L	L		x	x	x	x	н	н	н	н
					L	L			L	н	н	н
		ι L	н		L	н	x	x	н	L	L H H L L L L H L L H H H H H H H H H H	н
	н	-			н	L			н	н	L	н
					н	н			н	н	н	_ L
		н	L		x	x	x	x	н	н	H H H H H H H H H H H H H H	н
		н	н									
L	x	X	X		x	x	X	x	н	н	н	н



Memory Cycle Timing

The relationship between the 'F968 specifications and system timing requirements is shown in *Figures* 1-6. T1, T2 and T3 represent the minimum timing requirements at the 'F968 inputs to guarantee that the RAM timing requirements are met and that maximum system performance is achieved.

The minimum requirement for T1, T2 and T3 are as follows:

- T2 Min = $t_{RAH} + t_{skew}$
- T3 Min = T2 + t_{skew} + t_{ASC} .

See RAM data sheet for applicable values for $t_{\text{RAH}},\,t_{\text{ASC}}$ and $t_{\text{ASR}}.$

896






FIGURE 2. Specifications Applicable to Memory Cycle Timing ($MC_n = 1,0$)

: "



Note B: Guaranteed maximum difference between fastest MSEL to Qn delay and the slowest RASI to RASI to RASI and single device. Note C: Guaranteed maximum difference between fastest CASI to CASn delay and the slowest MSEL to Qn delay on any single device. Note D: Guaranteed maximum difference between fastest RASI to RASn delay and the slowest MCn to Qn delay on any single device.

FIGURE 4. Specifications Applicable to Refresh Cycle Timing ($MC_n = 00,01$)



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
3-State Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature

Military Commercial	−55°C to +125°C 0°C to +70°C
Supply Voltage	
Military	+ 4.5V to + 5.5V
Commercial	+4.5V to +5.5V

Symbol	Dara	meter		54F/74I	•	Units	Vcc	Conditions
Symbol	Fara		Min	Тур	Max	Units	▼CC	Conditions
VIH	Input HIGH Volt	2.0			V		Recognized as a HIGH Signal	
VIL	Input LOW Volta	age			0.8	v		Recognized as a LOW Signal
V _{CD}	Input Clamp Dio	de Voltage			-1.2	v	Min	$I_{IN} = -18 \text{ mA}$
Voh	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7		_	v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.8 0.5 0.8	v	Min	$l_{OL} = 1.0 \text{ mA}$ $l_{OL} = 12 \text{ mA}$ $l_{OL} = 1.0 \text{ mA}$ $l_{OL} = 12 \text{ mA}$
Чн	Input HIGH Curr	ent			20	μΑ	Max	V _{IN} = 2.7V
I _{BVI}	Input HIGH Curr Breakdown Tes				100	μΑ	Max	V _{IN} = 7.0V
կլ	Input LOW Curre	ent			-0.6	mA	Max	$V_{IN} = 0.5V$
юzн	Output Leakage	Current			50	μΑ	Max	$V_{OUT} = 2.7V$
I _{OZL}	Output Leakage	Current			-50	μA	Max	V _{OUT} = 0.5V
los	Output Short-Ci	rcuit Current	-60		-150	mA	Мах	$V_{OUT} = 0V$
ICEX	Output HIGH Le	akage Current			250	μΑ	Max	$V_{OUT} = V_{CC}$
I _{ZZ}	Buss Drainage Test				500	μA	0.0V	$V_{OUT} = V_{CC}$
ICCH	Power Supply C	urrent			300	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent			300	mA	Max	V _O = LOW
Iccz	Power Supply C	urrent			300	mA	Max	V _O = HIGH Z

4

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

968

		74F									
Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			T _A , V _{CC} = Com C _L = 50 pF		T _A , V _{CC} = Com C _L = 500 pF*			Units	Fig No
		Min	Тур	Max	Min	Max	Min	Тур	Max		
t _{PLH} t _{PHL}	Propagation Delay AR to Q _n	3.0 3.0	7.0 7.0	11.0 11.0	2.5 2.5	12.0 12.0		19.0 22.0		ns	2-
^t PLH tPHL	Propagation Delay AC to Q _n	3.0 3.0	7.0 7.0	11.0 11.0	2.5 2.5	12.0 12.0		19.0 22.0		ns	2-
l PLH PHL	Propagation Delay RASI to RAS _n	3.5 3.5	8.0 7.0	12.0 12.0	3.0 3.0	13.0 13.0		23.0 20.0		ns	2-
^t PLH t _{PHL}	Propagation Delay CASI to CAS _n	1.0 1.0	6.0 4.0	8.0 8.0	1.0 1.0	8.5 8.5		19.0 17.0		ns	2-
^I РLН ^I PHL	Propagation Delay MSEL to Q _n	3.0 3.0	9.0 8.0	13.0 13.0	2.5 2.5	14.0 14.0		24.0 21.0		ns	2-
t _{PLH} t _{PHL}	Propagation Delay MC _n to Q _n	4.0 4.0	10.0 9.0	15.0 15.0	3.5 3.5	16.0 16.0		25.0 22.0		ns	2-
t _{PLH} t _{PHL}	Propagation Delay MC _n to RAS _n	3.5 3.5	11.0 8.0	17.5 17.5	3.0 3.0	18.5 18.5		24.0 22.0		ns	2-
t _{PLH} t _{PHL}	Propagation Delay MC _n to CAS _n	4.0 4.0	8.0 9.0	12.5 12.5	3.5 3.5	13.5 13.5		23.0 21.0		ns	2-
t _{PLH} t _{PHL}	Propagation Delay LE to RAS _n	4.0 4.0	10.0 9.0	15.0 15.0	3.5 3.5	16.0 16.0		25.0 24.0		ns	2.
t _{PLH} t _{PHL}	Propagation Delay LE to CAS _n	5.0 5.0	9.0 9.0	13.5 13.5	4.5 4.5	14.5 14.5		24.0 24.0		ns	2.
t _{PLH} t _{PHL}	Propagation Delay LE to Q _n	3.5 3.5	8.0 7.0	12.0 12.0	3.0 3.0	13.0 13.0		23.0 22.0		ns	2.
t _{PLH} t _{PHL}	$\frac{Propagation Delay}{\overline{CS} \text{ to } Q_n}$	3.0 3.0	10.0 8.0	14.5 14.5	3.0 3.0	15.5 15.5		25.0 23.0		ns	2-
t _{PLH} t _{PHL}	Propagation Delay CS to RAS _n	3.5 3.5	8.0 8.0	13.0 13.0	3.0 3.0	14.0 14.0		23.0 23.0		ns	2.
^I PLH ^I PHL	Propagation Delay <u>CS</u> to <u>CAS</u> _n	4.0 4.0	8.0 8.0	11.5 11.5	3.5 3.5	12.5 12.5		23.0 23.0		ns	2.
PLH	Propagation Delay SEL _n to RAS _n	4.0 4.0	9.0 8.0	15.5 15.5	3.5 3.5	16.0 16.0		24.0 23.0		ns	2
PLH PHL	Propagation Delay SEL _n to CAS _n	4.5 4.5	9.0 9.0	14.5 14.5	4.0 4.0	15.5 15.5		24.0 24.0		ns	2

*These values are given for typical derivative with a 500 pF load; these are not guaranteed specifications.

				74F				
Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$				= Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max		
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OE} to Q_n	1.0 1.0	5.0 4.0	9.5 9.5	1.0 1.0	10.0 10.0	ns	2–5
t _{PZH} t _{PZL}	Output Enable Time OE to Q _n	1.0 1.0	5.0 6.0	9.5 9.5	1.0 1.0	10.0 10.0	ns	2–5
t _{PHZ} t _{PLZ}	Output Disable Time OE to RAS _n	1.0 1.0	5.0 4.0	9.5 9.5	1.0 1.0	10.0 10.0	ns	2-5
t _{PZH} t _{PZL}	Output Enable Time OE to RAS _n	1.0 1.0	5.0 6.0	9.5 9.5	1.0 1.0	10.0 10.0	ns	2-5
t _{PHZ}	Output Disable Time OE to CAS _n	1.0 1.0	5.0 4.0	9.5 9.5	1.0 1.0	10.0 10.0	ns	2–5
tpzH tpzL	Output Enable Time OE to CAS _n	1.0 1.0	5.0 6.0	9.5 9.5	1.0 1.0	10.0 10.0	ns	2–5

AC Operating Requirements: See Section 2 for Waveforms

				74F			
Symbol	Parameter		+ 25°C + 5.0V	T _A , V _{CC}	= Com	Units	Fig No
		Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A _n to LE	5.0 5.0		5.0 5.0		ns	2–6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n to LE	5.0 5.0		5.0 5.0		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW SEL to LE	5.0 5.0		5.0 5.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW SEL to LE	5.0 5.0		5.0 5.0		ns	2-6
t _w (H) t _w (L)	Pulse Width, HIGH or LOW CAS _n , RAS _n	15.0 15.0		15.0 15.0		ns	2-4
t _{skew}	Q _n to CAS _n , RAS _n	10.0		10.0		ns	

ADVANCED INFORMATION



54F/74F978 Octal Flip-Flop with Serial Scanner

General Description

The 'F978 is a high speed low power octal flip-flop with a buffered Data Clock (DCLK), Test Clock (TCLK), and a buffered Output Enable (OEN). Serial diagnostics are performed with on-board multiplexers.

Features


- Edge-triggered D-type registers
- On-line and off-line system diagnostics with independent test clock

Logic Symbol

- Inputs and outputs on opposite sides of package allowing easy interface with microprocessors
- RAM write-back for writable control store

Connection Diagrams

- Useful as input or output port for microprocessors
- Cascadable for wide control words as used in microprogramming



National Semiconductor

29F52•29F53 8-Bit Registered Transceiver

General Description


The 29F52 and 29F53 are 8-bit registered transceivers. Two 8-bit back to back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and TRI-STATE® output enable signals are provided for each register. The A₀-A₇ output pins are guaranteed to sink 24 mA (20 mA mil.) while the B₀-B₇ output pins are designed for 64 mA.


The 29F53 is an inverting option of the 29F52. Both transceivers are AMD Am2952/2953 functional equivalents.

Ordering Code: See Section 5


Features

- 8-bit registered transceivers
- Separate clock, clock enable and TRI-STATE output enable provided for each register
- AMD Am2952/2953 functional equivalents
- Both inverting and non-inverting options available
- 24-Pin slimline package
















Unit Loading/Fan Out: See Section 2 for U.L. definitions

		54F/74F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
A0-A7	A-Register Inputs/	3.5/1.083	70 μA/0.65 mA		
	B-Register TRI-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)		
B0-B7	B Register Inputs/	3.5/1.083	70 μA/0.65 mA		
	A-Register TRI-STATE Outputs	600/106.6 (80)	- 12 mÅ/64 mA (48 mA)		
OEA	Output Enable A-Register	1.0/1.0	20 μA/ – 0.6 mA		
CPA	A-Register Clock	1.0/1.0	20 µA/ 0.6 mA		
CEA	A-Register Clock Enable	1.0/1.0	20 µA/−0.6 mA		
OEB	Output Enable B-Register	1.0/1.0	20 µA/−0.6 mA		
CPB	B-Register Clock	1.0/1.0	20 µA/ - 0.6 mA		
CEB	B-Register Clock Enable	1.0/1.0	20 µA/−0.6 mA		

4-612



Block Diagrams (Continued)



TL/F/9608-10

Output Control

OE	Internal	Y-O	utput	Function
	Q	29F52	29F53	Tunedon
н	x	Z	z	Disable Outputs
L	L	L	н	Enable Outputs
L	н	н	L	

H = HIGH Voltage Level

L = LOW Voltage Level

X = immaterial

Z = HIGH Impedance

NC = No Change

Register Function Table (Applies to A or B Register)

Inputs		Internal	Function
СР	CE	Q	, anonon
x	н	NC	Hold Data
	L	L H	Load Data
			CP CE Q

29F52•29F53

4

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

F

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+ 4.5V to + 5.5V

Symbol	Para	meter		54F/74F	:	Units	Vcc	Conditions
Cymbol	rata		Min	Тур	Max		•	Conditions
VIH	Input HIGH Volt	age	2.0			v		Recognized as a HIGH Sign
VIL	Input LOW Volta	age			0.8	V		Recognized as a LOW Signa
V _{CD}	input Clamp Dio	de Voltage			-1.2	V	Min	IIN = -18 mA (Non I/O Pin
V _{OH}	Output HIGH Voltage	54F 10% Vcc 54F 10% Vcc 54F 10% Vcc 74F 10% Vcc 74F 10% Vcc 74F 10% Vcc 74F 5% Vcc 74F 5% Vcc 74F 5% Vcc	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7 2.7			v	Min	$\begin{array}{l} I_{OH} = -1 \mbox{ mA} \ (A_n) \\ I_{OH} = -3 \mbox{ mA} \ (A_n, B_n) \\ I_{OH} = -12 \mbox{ mA} \ (B_n) \\ I_{OH} = -1 \mbox{ mA} \ (A_n) \\ I_{OH} = -3 \mbox{ mA} \ (A_n, B_n) \\ I_{OH} = -12 \mbox{ mA} \ (B_n) \\ I_{OH} = -1 \mbox{ mA} \ (A_n) \\ I_{OH} = -3 \mbox{ mA} \ (A_n, B_n) \\ I_{OH} = -3 \mbox{ mA} \ (A_n, B_n) \\ I_{OH} = -15 \mbox{ mA} \ (B_n) \\ I_{OH} = -15 \mbox{ mA} \ (B_n) \end{array}$
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.55 0.5 0.55	v	Min	$ I_{OL} = 20 \text{ mA } (A_n) I_{OL} = 48 \text{ mA } (B_n) I_{OL} = 24 \text{ mA } (A_n) I_{OL} = 64 \text{ mA } (B_n) $
Iн	input HIGH Curr	rent			20	μA	Max	V _{IN} = 2.7V (Non-I/O Pins)
I _{BVI}	Input HIGH Curr Breakdown Tes				100	μA	Max	V _{IN} = 7.0V (Non-I/O Pins)
IBVIT	Input HIGH Curr Breakdo:vn Tes				1.0	mA	Max	$V_{iN} = 5.5V (A_n, B_n)$
հլ	Input LOW Curr	ent			-0.6	mA	Max	V _{IN} = 0.5V (Non-I/O Pins)
lıн + lozн	Output Leakage	Current			70	μA	Max	$V_{OUT} = 2.7V (A_n, B_n)$
I _{IL} + I _{OZL}	Output Leakage	Current			-650	μA	Max	$V_{OUT} = 0.5V (A_n, B_n)$
los	Output Short-Ci	rcuit Current	-60 -100		150 225	mA	Max	$V_{OUT} = 0V (A_n)$ $V_{OUT} = 0V (B_n)$
CEX	Output HIGH Le	akage Current			250	μA	Max	$V_{OUT} = V_{CC} (A_n, B_n)$
zz	Bus Drainage Te	est			500	μA	0.0V	$V_{OUT} = V_{CC} (A_n, B_n)$
ICCH	Power Supply C	urrent		130	190	mA	Max	V _O = HIGH
ICCL	Power Supply C	urrent			190	mA	Max	$V_0 = LOW$
locz	Power Supply C	urrent			190	mA	Max	V _O = HIGH Z

29F52•29F53

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

			74F		5	4F	74	4F		
Symbol	Parameter	v	' _A = +25° cc = +5.(C _L = 50 pl	v		c = Mii 50 pF		= Com 50 pF	Units	Fig No
		Min	Тур	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay CPA or CPB to A _n or B _n	3.0 4.0	5.5 7.0	7.5 9.0			2.5 3.5	8.5 10.0	ns	2-3
tpzh tpzL	Output Enable Time \overline{OEA} or \overline{OEB} to A_n or B_n	2.5 3.5	5.5 7.0	7.5 9.5			2.0 3.0	8.5 10.5	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time \overline{OEA} or \overline{OEB} to A_n or B_n	2.5 2.5	6.5 5.5	9.0 7.5			2.0 2.0	10.0 8.5	ns	2–5

AC Operating Requirements: See Section 2 for Waveforms

		74	IF	54	F	7	4F		
Symbol	Parameter	T _A = V _{CC} =	+ 25°C + 5.0V	T _A , V _{CC}	; = MII	T _A , V _{CC}	= Com	Units	Fig No
		Min	Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n or B_n to CPA or CPB	4.0 4.0				4.5 4.5		ns	26
t _h (H) t _h (L)	Hold Time, HIGH or LOW A _n or B _n to CPA or CPB	2.0 2.0				2.5 2.5		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW CEA or CEB to CPA or CPB	1.0 4.0				1.5 4.5		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW	2.0 2.0				2.5 2.5		ns	2-6
t _w (H) t _w (L)	Puise Width, HIGH or LOW CPA or CPB	3.0 3.0				3.5 3.5		ns	2-4

National Semiconductor

29F68 Dynamic RAM Controller

General Description

The 29F68 is a high-performance memory controller, replacing many SSI and MSI devices by grouping several unique functions. It provides two 9-bit address latches and two 9-bit counters for row and column address generation during refresh. A 2-bit bank select latch for row and column address generation during refresh, and a 2-bit bank select latch for the two high order address bits are provided to select one of the four RAS and CAS outputs.

The 29F68 is functionally equivalent to AMD's Am2968 and Motorola's MC74F2968.

Features


- High-performance memory controller
- Replaces many SSI and MSI devices by grouping several unique functions
- Functionally equivalent to AMD's Am2968 and Motorola's MC74F2968
- Provides control for 16K, 64K, or 256K dynamic RAM systems
- Outputs directly drive up to 88 DRAMs
- Highest order two address bits select one of four banks of RAMs
- Chip Select for easy expansion

Connection Diagram

Provides memory refresh with error correction mode

Ordering Code: See Section 5

Logic Symbol



æ
œ
Ľ.
6
Ñ

Name	1/0	Description					
AR ₀ -AR ₈ AC ₀ -AC ₈	I	Address Inputs. AR ₀ -AR ₈ are latched in as the 9-bit Row Address for the RAM. These inputs drive Q_0-Q_8 when the 29F68 is in the Read/Write mode and MSEL is LOW. AC ₀ -AC ₈ are latched in as the Column Address, and will drive Q_0-Q_8 when MSEL is HIGH and the 29F68 is in the Read/Write mode. The addresses are latched with the Latch Enable (LE) signal.					
SEL ₀ -SEL ₁	I	Bank Select . These two inputs are normally the two higher order address bits, and are used in the Read/Write mode to select which bank of memory will be receiving the RAS _n and CAS _n signals after RASI and CASI go HIGH.					
LE	I	Latch Enable. This active-HIGH input causes the Row, Column and Bank Select latches to become transparent, allowing the latches to accept new input data. A LOW input on LE latches the input data, assuming it meets the setup and hold time requirements.					
MSEL	1	Multiplexer Select. This input determines whether the Row or Colum Address will be sent to the memory address inputs. When MSEL is HIGH the Column Address is selected, while the Row Address is selected when MSEL is LOW. The address may come from either the address latch or refresh address counter depending on MC ₀ , MC ₁ .					
CS	l	Chip Select. This active-LOW input is used to enable the 29F68. Whe CS is active, the 29F68 operates normally in all four modes. When CS goes HIGH, the device will not enter the Read/Write mode. This allow other devices to access the same memory that the 29F68 is controllir (e.g., DMA controller).					
ŌĒ	1	Output Enable. This active-LOW input enables/disables the output signals. When \overline{OE} is HIGH, the outputs of the 29F68 enter the high impedance state. The \overline{OE} signal allows more than one 29F68 to contribut the same memory, thus providing an easy method to expand the memory size.					
MC ₀ , MC ₁	1	Mode Control. These inputs are used to specify which of the four operating modes the 29F68 should be using. The description of the four operating modes is given in the Mode Control Function Table.					
Q ₀ -Q ₈	0	Address Outputs. These address outputs will feed the DRAM address inputs and provide drive for memory systems up to 500 pF in capacitance.					
RASI	I	Row Address Strobe Input. During normal memory cycles, the decoded \overline{RAS}_n output (\overline{RAS}_0 , \overline{RAS}_1 , \overline{RAS}_2 or \overline{RAS}_3) is forced LOW after receipt of RASI. In either refresh mode, all four \overline{RAS}_n outputs will go LOW following RASI going HIGH.					
RAS ₀ -RAS ₃	0	 go LOW following HASI going HiGH. Row Address Strobe. Each one of the Row Address Strobe outputs provides a RAS_n signal to one of the four banks of dynamic memory. Each will go LOW only when selected by SEL₀ and SEL₁ and only after RASI goes HIGH. All four go LOW in response to RASI in either of the Refresh modes. 					
CASI	ł	Column Address Strobe Input. This input going active will cause the selected \overline{CAS}_n output to be forced LOW.					
CAS ₀ -CAS ₃	0	Column Address Strobe. During normal Read/Write cycles the two select bits (SEL ₀ , SEL ₁) determine which \overline{CAS}_n output will go active following CASI going HIGH. When memory error correction is performed, only the \overline{CAS}_n signal selected by CNTR ₀ and CNTR ₁ will be active. For non-error correction cycles, all four \overline{CAS}_n outputs remain					

Functional Description

The 29F68 is designed to be used with 16k, 64k, or 256k dynamic RAMs and is functionally equivalent to AMD's AM2968. The 29F68 provides row/column address multiplexing, refresh address generation and bank selection for up to four banks of RAMs.

Twenty (20) address bits $(AR_0-AR_8, AC_0-AC_8, and bank select addresses SEL_0 and SEL_1)$ are presented to the controller. These addresses are latched by a 20-bit latch. A 20-bit counter generates the refresh address.

A 9-bit multiplexer selects the output address between the input row address, column address, refresh counter row address, column address, or zero (clear). Four RAS and four CAS outputs select the appropriate bank of RAMs and strobe in the row and column addresses.

It should be noted that the counters are cleared (MC_0 , $MC_1 = 1,1$) on the next RASI transition, but the Q outputs are asynchronously cleared through the multiplexer.

MC ₁	MC ₀	Operating Mode					
0	0	Refresh without Error Correction. Refresh cycles are performed with only the Row Counter being used to generate addresses. In this mode, all four \overline{RAS}_n outputs are active while the four \overline{CAS}_n signals are kept HIGH.					
0	1	Refresh with Error Correction/Initialize —During this mode, refresh cycles are done with both the Row and Column counters generating the addresses. MSEL is used to select between the Row and Column counter. All four \overline{AAS}_n outputs go active in response to RASI, while only one \overline{CAS}_n output goes LOW in response to CASI. The Bank Counter keeps track of which \overline{CAS}_n output will go active. This mode is also used on system power-up so that the memory can be written with a known data pattern.					
1	0	Read/Write — This mode is used to perform Read/Write cycles. Both the Row and Column addresses are latched and multiplexed to the address output lines using MSEL; SEL ₀ and SEL ₁ are decoded to determine which \overrightarrow{RAS}_n and \overrightarrow{CAS}_n will be active.					
1	1	Clear Refresh Counter —This mode will clear the three refresh counters (Row, Column, and Bank) on the HIGH-to-LOW transition of RASI, putting them at the start of the refresh sequence. In this mode, all four \overrightarrow{RAS}_n are driven LOW upon receipt of RASI so that DRAM wake-up cycles may be performed. This mode also asynchronously clears the Q_n outputs.					


Address Output Function Table								
ĈŜ	CS MC1		MSEL	Mode	MUX Output			
L	L	L	x	Refresh without Error Correction	Row Counter Address			
	L	н	н	Refresh with Error Correction	Column Counter Address			
			L		Row Counter Address			
	н	L	н	Read/Write	Column Address Latch			
			L]	Row Address Latch			
	н	н	X	Clear Refresh Counter	Zero			
н	L	L	x	Refresh without Error Correction	Row Counter Address			
	L	н	н	Refresh with Error Correction	Column Counter Address			
			L		Row Counter Address			
	н	L	x	Read/Write	Zero			
	н	н	x	Clear Refresh Counter	Zero			

RASI	CS	MC1	MCo	SEL1	SEL ₀		Mode		RAS ₀	RAS ₁	RAS ₂	RAS
۲.	X	x	x	X	x	Non-refres	sh		н	н	н	н
н	L	L	L	Х	x	Refresh without Scrubbing			L	L	L	L
	Ī	L	н	X	x	Refresh with Scrubbing			L	L	L	L
		н	L	L	L	Read/Writ	Read/Write		L	н	н	н
				L	н				н	L	н	н
				н	L]		н	н	L	н	
				н	н				н	н	н	L
		н	н	х	x	Clear Refr	esh Counte	r	L	L	L	L
	н	L	L	х	x	Refresh w	Refresh without Error Correction			L	L	L
		L	н			Refresh wi	Refresh with Error Correction			L	L	L
		н	L			Read/Writ	te		н	н	н	н
		н	н			Clear Refresh Counter			L	L	L	L
					CA	S Output Fu	nction Tab	le				
	In	puts			Internal Counter Inputs				Outputs			
CASI	CS	MC ₁	MC ₀	CN	TR1	CNTR ₀	SEL1	SEL ₀	CAS ₀	CAS ₁	CAS ₂	CAS ₃
н	L	L	L	>	<	x	×	х	н	н	н	н
		L	н	1	-	L	x	x	L	н	н	н
				I	-	н			н	L	н	Н
				ł	4	L	-		н	н	L	Н
			_	н		н			н	н	н	L
		Н	L)	<	x	L	L	L	н	н	н
							L	<u> </u>	н	L	н	н
							н	L	н	н	L	н
							н	н	н	н	н	L
	н	н	н		K	x	x	х	н Н	н	н	Н
	н	H	L	>	K 🗌	X	X X			н н		
	н		-) [K L	X L	x	х	н	н	н	н н
	н	L	L		K L	X	X X	x x	H H L H	H H H	H H H	H H H
	н	L	L		K	X L H L	X X	x x	H H L H H	H H H L H	H H H	H H H
	н	L	H) 	K	X L H L H	X X X	X X X	H L H H H	H H L H	H H H L H	H H H H L
	н	L	H) 	K	X L H L	X X	x x	H H L H H	H H H L H	H H H L	H H H H
L	н	L	H		K	X L H L H	X X X	X X X	H L H H H	H H L H	H H H L H	H H H H L

4-620

Unit Loading/Fan Out: See Section 2 for U.L. definitions						
		54F/74F				
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}			
AC0-AC8	Column Address	1.0/1.0	20 µA/-0.6 mA			
AR0-AR8	Row Address	1.0/1.0	20 µA/-0.6 mA			
Q0-Q8	Address Outputs	50/33.3	-1 mA/20 mA			
MC ₀ , MC ₁	Memory Cycle	1.0/1.0	20 µA/−0.6 mA			
CS	Chip Select Input	1.0/1.0	20 µA/-0.6 mA			
MSEL	Multiplexer Select Input	1.0/1.0	$20 \mu A / -0.6 m A$			
LE	Latch Enable Input	1.0/1.0	20 µA/-0.6 mA			
SEL0, SEL1	Select Inputs	1.0/1.0	20 µA/-0.6 mA			
RASI	Row Address Strobe In	1.0/1.0	20 µA/-0.6 mA			
CASI	Column Address Strobe In	1.0/1.0	$20 \mu A / - 0.6 m A$			
RAS0-RAS3	Row Address Stobe Outputs	50/33.3	-1 mA/20 mA			
CAS0-CAS3	Column Address Strobe Outputs	50/33.3	-1 mA/20 mA			
ŌĒ	Output Enable	1.0/1.0	20 µA/−0.6 mA			


Block Diagram




TL/F/9608~3


4

29F68





Note D: Guaranteed maximum difference between fastest RASI to RASn delay and the slowest MCn to Qn delay on any single device.



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$)	
Standard Output	~0.5V to V _{CC}
TRI-STATE® Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated IOL (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature Military -55°C to +125°C Commercial 0°C to +70°C Supply Voltage Military + 4.5V to + 5.5V +4.5V to +5.5V Commercial

Symbol	Parameter		54F/74F			Units	Vcc	Conditions	
Symbol			Min	Тур	Max	Office	•cc	Conditions	
VIH	Input HIGH Volt	2.0			v		Recognized as a HIGH Sign		
VIL	Input LOW Volta			0.8	v		Recognized as a LOW Signa		
V _{CD}	Input Clamp Diode Voltage				-1.2	v	Min	$I_{\rm IN} = -18 \rm mA$	
Voh	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC} 74F 5% V _{CC} 74F 5% V _{CC}	2.5 2.4 2.5 2.4 2.7 2.7			v	Min	$l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$ $l_{OH} = -1 \text{ mA}$ $l_{OH} = -3 \text{ mA}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC} 74F 10% V _{CC} 74F 10% V _{CC}			0.5 0.8 0.5 0.8	v	Min	$l_{OL} = 1.0 \text{ mA}$ $l_{OL} = 12.0 \text{ mA}$ $l_{OL} = 1.0 \text{ mA}$ $l_{OL} = 1.0 \text{ mA}$ $l_{OL} = 12.0 \text{ mA}$	
Ιн	Input HIGH Current				20	μA	Max	V _{IN} = 2.7V	
IBVI	Input HIGH Current Breakdown Test				100	μΑ	Max	V _{IN} = 7.0V	
կլ	Input LOW Current				-0.6	mA	Max	V _{IN} = 0.5V	
юдн	Output Leakage Current				50	μA	Max	V _{OUT} = 2.7V	
lozl	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$	
los	Output Short-Circuit Current		-60		~150	mA	Max	V _{OUT} = 0V	
ICEX	Output HIGH Leakage Current				250	μA	Max	$V_{OUT} = V_{CC}$	
Izz	Bus Drainage Te			500	μA	0.0V	V _{OUT} = V _{CC}		
ICCH	Power Supply C			300	mA	Max	V _O = HIGH		
ICCL	Power Supply C			300	mA	Max	V _O = LOW		
lccz	Power Supply C	Power Supply Current			300	mA	Max	V _O = HIGH Z	

29F68

Symbol	Parameter	29F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		Military 29F T _A , V _{CC} = Mil C _L = 50 pF		Commercial 29F						
						T _A , V _{CC} = Com C _L = 50 pF		T _A , V _{CC} = Com C _L = 500 pF		Units	Fig No	
		Min	Max	Min	Max	Min	Max	Min	Тур	Max		
t _{PLH} t _{PHL}	Propagation Delay AR to Q _n	3.0 3.0	11.0 11.0			2.5 2.5	12.0 12.0		19.0 22.0		ns	2-3
t _{PLH} t _{PHL}	Propagation Delay AC to Q _n	3.0 3.0	11.0 11.0			2.5 2.5	12.0 12.0		19.0 22.0		ns	2-:
t _{PLH} t _{PHL}	Propagation Delay RASI to RAS _i	3.5 3.5	12.0 12.0			3.0 3.0	13.0 13.0		23.0 20.0		ns	2-:
tpLH tpHL	Propagation Delay CASI to CAS _i	1.0 1.0	8.0 8.0			1.0 1.0	8.5 8.5		19.0 17.0		ns	2-:
t _{PLH}	Propagation Delay MSEL to Q _n	3.0 3.0	13.0 13.0			2.5 2.5	14.0 14.0		24.0 21.0		ns	2-3
t _{PLH} t _{PHL}	Propagation Delay MC _n to Q _n	4.0 4.0	15.0 15.0			3.5 3.5	16.0 16.0		25.0 22.0		ns	2-:
t _{PLH} t _{PHL}	Propagation Delay MC _n to RAS _n	3.5 3.5	17.5 17.5			3.0 3.0	18.5 18.5		24.0 22.0		ns	2-:
t _{PLH} t _{PHL}	Propagation Delay MC _n to CAS _n	4.0 4.0	12.5 12.5			3.5 3.5	13.5 13.5		23.0 21.0		ns	2-:
t _{PLH} t _{PHL}	Propagation Delay LE to RAS _n	4.0 4.0	15.0 15.0			3.5 3.5	16.0 16.0		25.0 24.0		ns	2-:
t _{PLH} t _{PHL}	Propagation Delay LE to CAS _n	5.0 5.0	13.5 13.5			4.5 4.5	14.5 14.5		24.0 24.0		ns	2-:
t _{PLH} t _{PHL}	Propagation Delay LE to Q _n	3.5 3.5	12.0 12.0			3.0 3.0	13.0 13.0		23.0 22.0		ns	2-:

Symbol		$29F \\ T_{A} = +25^{\circ}C \\ V_{CC} = +5.0V \\ C_{L} = 50 \text{ pF}$		Military 29F T _A , V _{CC} = MII C _L = 50 pF		Comme	rcial 29F		
	Parameter					T _A , V _{CC} = Com C _L = 50 pF		Units	Fig No
		Min	Max	Min	Max	Młn	Max		
tpzh tpzL	Output Disable Time OE to Q _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2–5
t _{PZH} t _{PZL}	Output Disable Time OE to Q _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time OE to RAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2–5
tpzh tpzL	Output Disable Time OE to RAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t _{PHZ} t _{PLZ}	Output Disable Time OE to CAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t _{PZH} t _{PZL}	Output Enable Time OE to CAS _n	1.0 1.0	9.5 9.5			1.0 1.0	10.0 10.0	ns	2-5
t _w (H) t _w (L)	Pulse Width, HIGH or LOW CAS _n , RAS _n	15.0 15.0				15.0 15.0		ns	2-4
tskew	Q _n to CAS _n , RAS _n		10.0				10.0	ns	

AC Operating Requirements: See Section 2 for Waveforms

		29F $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		Military 29F T _A , V _{CC} = Mil		Commercial 29F T _A , V _{CC} = Com		Units	Fig No
Symbol	Parameter								
		Min	Max	Min	Max	Min	Max]	
t _s (H) t _s (L)	Setup Time, HIGH or LOW A_n to LE	5.0 5.0				5.0 5.0		ns	2–6
t _h (H) t _h (L)	Hold Time, HIGH or LOW A_n to LE	5.0 5.0				5.0 5.0		ns	2-6
t _s (H) t _s (L)	Setup Time, HIGH or LOW SEL to LE	5.0 5.0				5.0 5.0		ns	2-6
t _h (H) t _h (L)	Hold Time, HIGH or LOW SEL to LE	5.0 5.0				5.0 5.0		ns	2-6

4

29F68

ADVANCED INFORMATION

National Semiconductor

29F524 • 29F525 Dual 7- and 8-Deep Pipeline Registers

General Description

The 29F524/525 are 8-bit wide, 14- and 16-word deep pipeline registers with TRI-STATE® outputs. The registers are organized as two 7- or 8-byte shift registers. A single clock is provided and operation of the shift registers is under microprogram control.

In the 29F524, the shift registers are 7 deep. All fourteen registers are available at the output. The input data is fed directly to the output or an all-zero byte.


The shift registers are 8 deep in the 29F525. Any of the sixteen registers may be cascaded to from a single 14- or 16-byte-long pipeline register.

Features

- 29F524—Dual 7-deep or single 14-deep (with feedthrough and 0) registers
- 29F525—Dual 8-deep or single 16-deep registers
- Allows saving addresses within its registers for use at a later time
- Hold, or shift and load instructions
- Number of delay cycles can be changed by the user without interrupting the data flow
- All registers available at TRI-STATE output
- Functionally and pin compatible to AMD Am29524/Am29525

Logic Symbol

Connection Diagrams






Section 5 Ordering Information/ Physical Dimensions



Section 5 Contents


Ordering Information and Physical Dimensions						
Bookshelf						
Distributors						

National Semiconductor **Ordering Information** The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows: 74F XXX P QR С Special Variations QR = Commercial grade device with burn-in emperature Range Family 74F = Commercial QB = Military grade 54F = Military device with 29F = Commercial or Military environmental and Device Type burn-In processing Package Code P = Plastic DiP Temperature Range C = Commercial (0°C to + 70°C) M = Military (- 55°C to + 125°C) SP = Slim Plastic DIP D = Ceramic DiP SD = Silm Ceramic DIP F = Flatpak L = Leadless Chip Carrier (LCC) Q = Plastic Chip Carrier (PCC) S = Small Outline Package (SOIC) TL/F/9790-1 For most current packaging information, contact Product Marketing.




5-4


Physical Dimensions




5




5-6




5




Physical Dimensions











5







5




20 Lead Plastic Dual In-Line Package NS Package Number N20A





24 Lead Slim (0.300" Wide) Plastic Dual In-Line Package NS Package Number N24C



Physical Dimensions

National Semiconductor

Bookshelf of Technical Support Information

National Semiconductor Corporation recognizes the need to keep you informed about the availability of current technical literature.

This bookshelf is a compilation of books that are currently available. The listing that follows shows the publication year and section contents for each book.

Please contact your local National sales office for possible complimentary copies. A listing of sales offices follows this bookshelf.

We are interested in your comments on our technical literature and your suggestions for improvement.

Please send them to:

Technical Communications Dept. M/S 23-200 2900 Semiconductor Drive P.O. Box 58090 Santa Clara. CA 95052-8090

For a recorded update of this listing plus ordering information for these books from National's Literature Distribution operation, please call (408) 749-7378.

ALS/AS LOGIC DATABOOK-1987

Introduction to Bipolar Logic • Advanced Low Power Schottky • Advanced Schottky

ASIC DESIGN MANUAL/GATE ARRAYS & STANDARD CELLS-1987

SSI/MSI Functions • Peripheral Functions • LSI/VLSI Functions • Design Guidelines • Packaging

ASIC 1.5 CMOS GATE ARRAY DESIGN MANUAL-1988

CMOS LOGIC DATABOOK-1988

DATA COMMUNICATION/LAN/UART DATABOOK-Rev. 1-1988

LAN IEEE 802.3 • High Speed Serial/IBM Data Communications • ISDN Components • UARTs Modems • Transmission Line Drivers/Receivers

DRAM MANAGEMENT-1988

Dynamic Memory Control • Error Detection and Correction • Microprocessor Applications for the DP8408A/09A/17/18/19/28/29 • Microprocessor Applications for the DP8420A/21A/22A

GRAPHICS DATABOOK-1988

Advanced Graphics Chipset

Application Notes

INTERFACE DATABOOK—1988

Transmission Line Drivers/Receivers • Bus Transceivers • Peripheral Power Drivers • Display Drivers Memory Support • Microprocessor Support • Level Translators and Buffers • Frequency Synthesis • Hi-Rel Interface

LINEAR APPLICATIONS HANDBOOK-1986

The purpose of this handbook is to provide a fully indexed and cross-referenced collection of linear integrated circuit applications using both monolithic and hybrid circuits from National Semiconductor.

Individual application notes are normally written to explain the operation and use of one particular device or to detail various methods of accomplishing a given function. The organization of this handbook takes advantage of this innate coherence by keeping each application note intact, arranging them in numerical order, and providing a detailed Subject Index.

LINEAR 1 DATABOOK-1988

Voltage Regulators • Operational Amplifiers • Buffers • Voltage Comparators • Instrumentation Amplifiers • Surface Mount

LINEAR 2 DATABOOK—1988

Active Filters

Analog Switches/Multiplexers

Analog-to-Digital

Digital-to-Analog

Sample and Hold
Sensors

Voltage References

Surface Mount

LINEAR 3 DATABOOK-1988

Audio Circuits • Radio Circuits • Video Circuits • Motion Control • Special Functions • Surface Mount

LS/S/TTL DATABOOK-1987

Introduction to Bipolar Logic • Low Power Schottky • Schottky • TTL • Low Power

MASS STORAGE HANDBOOK—Rev. 2—1988

Winchester Disk Preamplifiers • Winchester Disk Servo Control • Winchester Disk Pulse Detectors Winchester Disk Data Separators/Synchronizers and ENDECs • Winchester Disk Data Controller SCSI Bus Interface Circuits • Floppy Disk Controllers

MEMORY DATABOOK—Rev. 1-1988

PROMs • EPROMs • EEPROMs • Flash EPROMs • Flash EEPROMs • TTL I/O SRAMs ECL I/O SRAMs • ECL I/O Memory Modules

MICROCONTROLLER DATABOOK—1988

COP400 Family • COP800 Family • COPS Applications • HPC Family • HPC Applications MICROWIRE and MICROWIRE/PLUS Peripherals • Display/Terminal Management Processor (TMP) Microcontroller Development Tools

SERIES 32000 MICROPROCESSORS DATABOOK-1988

RELIABILITY HANDBOOK-1986

Reliability and the Die • Internal Construction • Finished Package • MIL-STD-883 • MIL-M-38510 The Specification Development Process • Reliability and the Hybrid Device • VLSI/VHSIC Devices Radiation Environment • Electrostatic Discharge • Discrete Device • Standardization Quality Assurance and Reliability Engineering • Reliability and Documentation • Commercial Grade Device European Reliability Programs • Reliability and the Cost of Semiconductor Ownership Reliability Testing at National Semiconductor • The Total Military/Aerospace Standardization Program 883B/RETSTM Products • MILS/RETSTM Products • 883/RETSTM Hybrids • MIL-M-38510 Class B Products Radiation Hardened Technology • Wafer Fabrication • Semiconductor Assembly and Packaging Semiconductor Packages • Glossary of Terms • Key Government Agencies • AN/ Numbers and Acronyms Bibliography • MIL-M-38510 and DESC Drawing Cross Listing

TELECOMMUNICATIONS—1987

Line Card Components • Integrated Services Digital Network Components • Modems Analog Telephone Components • Application Notes

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS

ALABAMA

Arrow Electronics 1015 Henderson Rd. Huntsville, AL 35818 (205) 837-6955 Bell Industries 1031 Putnam Drive, Suite A Huntsville, AL 35816 (205) 837-1074 Hemilton/Avnet

4940 Research Drive NW Huntsville, AL 35805 (205) 837-7210 TWX: 810 726 2162

Pioneer Technology 4825 University Square Huntsville, AL 35805 (205) 837-9300 TWX: 810 726 2197

ARIZONA

Anthem Electronics 1727 E Weber Dr. Tempe, AZ 85281 (602) 966-6600

Arrow Electronics 4134 East Wood St. Phoenix, AZ 85040 (602) 437-0750 TWX: 910 951 1550

Bell Industries 1705 W. Fourth St. Tempe, AZ 85281 (602) 966-7800 TWX: 910 950 0133

Hamilton/Avnet 30 South McKemy Chandler, AZ 85226 (602) 231-5100 TWX: 66 7450

CALIFORNIA-Northern

Anthem Electronics 1040 East Brokaw Rd. San Jose, CA 95131 (408) 295-4200 TWX: 910 338 2038

Anthem Electronics 4700 Northgate Blvd. Suite 165 Sacramento, CA 95834 (916) 922-6800 TWX: 510 101 1419

Arrow Electronics 521 Weddell Drive Sunnyvale, CA 94089 (408) 745-6600 TWX: 910 339 9371

Bell Industries 1161 North Fairoaks Ave. Sunnyvale, CA 94086 (408) 734-8570 TWX: 910 339 9378

Bell Industries 4311 Anthony Court ≠100 Rocklin, CA 95677 (916) 652-0414

Hamilton/Avnet 1175 Bordeaux Sunnyvale, CA 94086 (408) 743-3355 TWX: 910 339 9332

Hamilton/Avnet 4103 Northgate Blvd. Sacramento, CA 95834 (916) 925-2216 Time Electronics 1339 Moffet Park Dr. Sunnyvale, CA 94089 (408) 734-9888 TWX: 172233 Zeus Components Inc., Reg 6 N CA/OR/WA/CO/ UT/NE/NM/ & AZ 1580 Old Oakland Rd. #C205 San Jose, CA 95181 (408) 998-5121 CALIFORNIA-Southern

ALIFORNIA-Southern

Anthem Electronics 9369 Carroll Park Dr. San Diego, CA 92121 (619) 453-9005 TWX: 910 335 1515 Anthem Electronics 1 Oldfield Dr Irvine, CA 92718 (714) 768-4444 TWX: 910 595 1583 Anthem Electronics 20640 Bahama St. Chatsworth, CA 91311 (818) 700-1000 TWX: 910 493 2083 Arrow Electronics 9511 Ridgehaven Ct. San Diego, CA 92123 (619) 565-4800 TWX: 910 335 1195 Arrow Electronics 2961 Dow Ave. Tustin, CA 92680 (714) 838-5422 TWX: 910 595 2860 Arrow Electronics 19748 Dearborn St. Chatsworth, CA 91311 (818) 701-7500 TWX: 910 493 2086 Avnet Electronics 350 McCormick Ave. Irvine Industrial Complex Costa Mesa, CA 92626 (714) 754-6050 TWX: 910 595 1928

Bell Industries 306 E. Alondra Bivd. Gardena, CA 90248 (213) 515-1800

Bell Industries 12322 Monarch St. Garden Grove, CA 92641 (714) 895-7601 TWX: 910 596 2362

Bell Industries 1829 Dehavilland Suite A Thousand Oaks, CA 91320 (605) 499-6821 TWX: 910 321 3799 Hamilton Electro Sales 3170 Pullman Street Costa Mesa, CA 92826 (714) 641-4159

Hamilton Electro Sales 9650 DeSoto Chatsworth, CA 91311 (818) 700-0440 Hamilton/Avnet 1361B West 190th St. Gardena, CA 90248 (213) 217-6751 Hamilton/Avnet 4545 Viewridae Avenue San Diego, CA 92123 (619) 571-7510 TWX: 695 415 Hamilton/Avoet 3002 East G Street Ontario, CA 91764 (714) 989-4602 Time Electronics 370 South Crenshaw Blvd. Suite E-104 Torrance, CA 90503-1727 (213) 320-0880 TWX: 910 349 6650 Time Electronics 2410 E. Cerritos Ave. Anaheim, CA 92806 (714) 934-0911 TWX: 910 591 1234 Time Electronics 8525 Arions Drive San Diego, CA 92126 (619) 586-1331 TWX: 858902 Time Electronics 9751 Independence Ave. Chatsworth, CA 91311 (818) 998-7200 TWX: 910 380 6274 Zeus Components Inc., Reg 5 San Fernando Valley 5236 Colodny Drive Agoura Hills, CA 91301 (818) 889-3838 Zeus Components Inc., Reg 5H All Hughes 22700 Savy Ranch Pkwy. Yorba Linda, CA 92686 Zeus Components Inc., Reg 8 S CA, SG VLY, OC, SD CTY 22700 Savy Ranch Pkwy. Yorba Linda, CA 92686 (714) 921-9000 COLORADO Anthem Electronics 373 Inverness Dr. South Englewood, CO 80112 (303) 790-4500 Arrow Electronics 7060 S Tucson Way Suite 136 Englewood, CO 80112 (303) 790-4444 TWX: 910 931 2626 **Bell Industries** 12421 W. 49th Avenue Wheatridge, CO 80033 (303) 424-1985 TWX: 910 938 0393

Hamilton/Avnet 8765 E Orchard Road #708 Englewood, CO 80111 (303) 779-9998 TWX: 910 935 0787

CONNECTICUT

Arrow Electronics 12 Beaumont Rd. Wallingford, CT 06492 (203) 265-7741 TWX- 710 476 0162 Hamilton/Avnet Commerce Drive Commerce Park Danbury, CT 06810 (203) 797-2800 Anthem Electronics 170 Research Parkway Meridan, CT 06450 (203) 237-2282 Pioneer Northeast 112 Main St. Norwalk, CT 06852 (203) 853-1515 TWX: 710 468 3378 Time Electronics 1701 Highland Ave. Cheshire, CT 06410 (203) 271-3200 TWX: 910 380 6270 FLORIDA Arrow Electronics 400 Fairway Drive Deerfield Beach, FL 33441 (305) 429-8200 TWX: 510 955 9456 Arrow Electronics 37 Skyline Drive #3101 Lake Mary, FL 32746 (407) 323-0252 Bell Industries 10810 72nd St. North #201 Suite 201 Largo, FL 33543 (813) 541-4434 **Bell Industries** 638 South Military Trail Deerfield Beach, FL 33442 (305) 421-1997 Hamilton/Avnet 6801 N.W. 15th Way Ft. Lauderdale, FL 33309 (305) 971-2900 TWX: 510 956 3097 Hamilton/Avnet 3197 Tech Drive North St. Petersburg, FL 33702 (813) 576-3930 TWX: 810 863 0374 Hamilton/Avnet 6947 University Blvd. Winter Park, FL 32792 (305) 628-3888 Pioneer Technology 221 North Lake Blvd. Altamonte Springs, FL 32701 (305) 834-9090 TWX: 810 853 0284 Pioneer Technology 674 South Military Trial

674 South Military Trial Deerfield Beach, FL 33441 (305) 428-8877 TWX: 510 955 9653

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

FLORIDA (Continued) Zeus Components Inc., Reg 4 FL, GA, AL, MI, SC & TN 1750 West Broadway Oviedo, FL 32765 (305) 365-3000 GEORGIA Arrow Electronics 3155 Northwoods Parkway Suite A Norcross, GA 30071 (404) 449-8252 TWX: 810 766 0439 **Bell Industries** 3020A Business Park Drive Norcross, GA 30071 (404) 662-0923 Hamilton/Avnet 5825D Peach Tree Corner E Norcross, GA 30092 (404) 447-7500 Pioneer Technology 3100F Northwoods Place Norcross, GA 30071 (404) 448-1711 TWX: 810 766 4515 ILL INOIS Anthem Electronics 180 Crossen Ave. Elk Grove Village, IL 60007 (312) 640-6068 Arrow Electronics 1140 West Thorndale Avenue Itasca, IL 60143 (312) 250-0500 TWX: 910 222 0351 Roll Industrios 515 Busse Road Elk Grove Village, Il 60007 (312) 640-1910 TWX: 910 223 4519 **Bell Industries** 730 West Kilarney Urbana, IL 61801 (217) 328-1077 Hamilton/Avnet

1130 Thorndale Ave. Bensenville, IL 60106 (312) 860-7780 Pioneer Electronics 2171 Executive Dr., Suite 200 Addison, IL 60101 (312) 495-9680 TWX: 910 222 1834

INDIANA

Advent Electronics Inc. 8446 Moller Rd. Indianapolis, IN 46268 (317) 872-4910 TWX: 810 341 3228 Arrow Electronics 2495 Directors Row Suite H Indianapolis, IN 46241 (317) 243-9353 TWX: 810 341 3119 **Bell Industries** 3606 E. Maumee Ave. Fort Wayne, IN 46803 (219) 423-3422 TWX: 910 997 0701

Bell Industries-Graham Div. 133 S Pennsylvania St. Indianapolis, IN 46204 (317) 834-8202 TWX: 810 341 3481 Hamilton/Avnet 485 Gradle Dr. Carmel, IN 46032 (317) 844-9333 TWX: 810 260 3966 Pioneer-Indiana 6408 Castleplace Drive Indianapolis, IN 46250 (317) 849-7300 IOWA Advent Electronics 682 58th Ave. Court S.W. Cedar Rapids, IA 52404 (319) 363-0221 TWX: 910 525 1337 Arrow Electronics 375 Collins Rd, N.E. Cedar Rapids, IA 52402 (319) 395-7230 TWX: 910 493 2086 Bell Industries 1221 Park Place N.E. Cedar Rapids, IA 52402 (319) 395-0730 Hamilton/Avnet 915 33rd Avenue S.W. Cedar Rapids, IA 52404 (319) 362-4757 KANSAS Arrow Electronics 8208 Melrose Dr. Suite 210 Lenexa, KS 66214 (913) 541-9542 Hamilton/Avnet 9219 Quivira Rd Overland Park, KS 66215 (913) 888-8900 Pioneer Standard 10551 Lackmann Road Lenexa, KS 66215 (913) 492-0500 MARYLAND Arrow Electronics 8300 Guilford Dr. Columbia, MD 21045 (301) 995-0003 TWX: 710 236 9005 Hamilton/Avnet 6822 Oak Hall Lane Columbia, MD 21045 (301) 995-3500 TWX: 710 862 1861 Anthem Electronics 9020-A Mendenhall Court Columbia, MD 21045 (301) 964-0040 TWX: 710 862 1909 Pioneer Technology 9100 Gaither Road Gaithersburg, MD 20877 (301) 921-0860 TWX: 710 828 0545 Time Electronics 9051 Red Branch Rd. Columbia, MD 21045 (301) 964-3090 TWX: 710 862 2860

Zeus Components Inc., Reg 2 MD, DE, VA, WVA, NC, RAYTHEON 8930 Route 108 Columbia, MD 21045 (301) 997-1118

MASSACHUSETTS

Arrow Electronics 25 Upton Drive Wilmington, MA 01887 (617) 935-5134 TWX: 710 393 6770 Gerber Electronics 128 Carnegie Row Norwood, MA 02062 (617) 769-6000 TWX: 710 336 1987 Hamilton/Avnet 10D Centennial Dr. Peabody, MA 01960 (617) 531-7430 TWX: 710 393 0382 Anthem Electronics 38 Jonspin Road Wilmington, MA 01887 (617) 657-5170 TWX: 710 332 1387 **Pioneer Northeast** 44 Hartwell Avenue Lexington, MA 02173 (617) 861-9200 TWX: 710 326 6617 **Time Electronics** 10 A Centennial Drive Peabody, MA 01960 (617) 532-6200 TWX: 710 393 0171

Zeus Coomponents Inc., Reg 1A MA, RI, VT, NH, ME & CANADA 429 Marrett Rd. Lexington, MA 02173 (617) 863-8800

MICHIGAN

Arrow Electronics 3510 Roger Chaffee Memorial Blvd. S.E. Grand Rapids, MI 49508 (616) 243-0912 Arrow Electronics

755 Phoenix Dr. Ann Arbor, MI 48108 (313) 971-8220 TWX: 810 223 6020

Beil Industries 814 Phoenix Dr. Ann Arbor, MI 48104 (313) 971-9093

Hamilton/Avnet 2215 29th St. S.E. Grand Rapids, MI 49508 (616) 243-8805 TWX: 810 273 6921

Hamilton/Avnet 32487 Schoolcraft Road Livonia, MI 48150 (313) 522-4700

Pioneer Standard 4505 Broadmoor S.E. Grand Rapids, MI 49508 (616) 698-1800 TWX: 510 600 8456 Pioneer Standard 13485 Stanford Livonia, MI 48150 (313) 525-1800 TWX: 810 242 3271 B. M. Electronics

4310 Roger B Chaffee Wyoming, MI 49508 (616) 531-9300

MINNESOTA

Anthem Electronics 10025 Valley View Rd. #160 Eden Prairie, MN 55344 (612) 944-5454

Arrow Electronics 5230 73rd Street Edina, MN 55435 (612) 830-1800 TWX: 910 576 3125

Hamilton/Avnet 12400 Whitewater Dr. Minnetonka, MN 55343-9421 (612) 932-0600 TWX: 910 572 2867

Pioneer-Twin Citles 7625 Golden Triangle Dr. Suite G Eden Prairie, MN 55344 (612) 935-5444 TWx: 910 576 2738

MISSOURI

Arrow Electronics 2380 Schuetz Road St. Louis, MO 63146 (314) 567-6888 TWX: 910 764 0882

Hamilton/Avnet 13743 Shoreline Ct.-East Earth City, MO 83045 (314) 344-1200

TWX: 910 762 0627 Time Electronics 330 Sovereign Ct. St. Louis, MO 63011-4491 (314) 391-6444 TWX: 910 760 1893

NEW HAMPSHIRE

Arrow Electronics 3 Perimeter Rd. Manchester, NH 03103 (603) 668-6968 TWX: 710 220 1684

Bell Industries—C & H Div. 19 Park Avenue Hudson, NH 03051 (603) 882-1133 TWY- 710 228 8959

Hamilton/Avnet 444 Industrial Dr. Manchester, NH 03102 (603) 624-9400

NEW JERSEY—Northern

Arrow Electronics 6 Century Drive Parsippany, NJ 07054 (201) 575-5300 TWX: 710 734 4403

Hamilton/Avnet 10 Industrial Rd. Fairfield, NJ 07006 (201) 575-3390 TWX: 710 734 4409

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

NEW JERSEY-Northern

(Continued)

Anthem Electronics 311 Rt. 46 West Fairfield, NJ 07006 (201) 227-7960 TWX: 710 734 4312

Nu Horizons Electronics 39 Route 46 Pinebrock, NJ 07058 (201) 882-8300

Pioneer 45 Route 46 Pine Brook, NJ 07058 (201) 575-3510 TWX: 710 734 4382

NEW JERSEY-Southern

Arrow Electronics 6000 Lincoln Drive East Mariton, NJ 08053 (609) 596-8000 TWX: 710 897 0829

Hamilton/Avnet One Keystone Ave Cherry Hill, NJ 08003 (609) 424-0100 TWX: 710 940 0262

NEW MEXICO

Alliance Electronics Inc. 11030 Cochiti S.E. Albuquerque, NM 87123 (505) 292-3360 TWX: 910 989 1151

Arrow Electronics 2460 Alamo Ave. S.E. Albuquerque, NM 87106 (505) 243-4566 TWX: 910 989 1679

Bell Industries 11728 Linn N.E. Albuquerque, NM 87123 (505) 292-2700 TWX: 910 989 0625

Hamilton/Avnet 2524 Baylor Drive S.E. Albuquerque, NM 87106 (505) 765-1500 TWX: 910 989 1631

NEW YORK—Upstate

Arrow Electronics 3375 Brighton-Henrietta Townline Rd. Rochester, NY 14623 (716) 427-0300 TWX: 510 253 4766

Hamilton/Avnet 103 Twin Oaks Drive Syracuse, NY 13206 (315) 437-2641 TWX: 710 541 1506

Hamilton/Avnet 2060 Town Line Road Rochester, NY 14623 (716) 475-9130 TWX: 510 253 5470

Pioneer Northeast 68 Corporate Drive Binghamton, NY 13904 (607) 722-9300 TWX: 510 252 0893

Pioneer Northeast 840 Fairport Rd. Fairport, NY 14450 (716) 381-7070 TWX: 510 253 7001 Summit Electronics 916 Main Street Buffalo, NY 14202 (716) 887-2800 TWX: 710 522 1692 Summit Electronics 292 Commerce Drive Rochester, NY 14623 (716) 334-8110 **Time Electronics** 6075 Corporate Dr. East Syracuse, NY 13057 (315) 432-0355 TWX: 510 100 6192

NEW YORK—Metro Area Arrow Electronics

20 Oser Ave. Hauppauge, NY 11788 (516) 231-1000 TWX: 510 227 6623 Hamilton/Avnet 833 Motor Parkway Hauppauge, NY 11788 (516) 434-7413

Hamilton/Avnet Export Div. 1065 Old Country Rd., #211A Westbury, NY 11590 (516) 997-6868 Anthem Electronics 400 Oser Ave. Hauppauge, NY 11787 (516) 273-1660 TWX: 510 227 1042

Nu Horizons Electronics 6000 New Horizons Blvd. Amityville, NY 11701 (516) 226-6000

Pioneer 60 Crossways Park West Woodbury, NY 11797 (516) 921-8700

TWX: 710 326 6617 Time Electronics 70 Marcus Boulevard Hauppauge, NY 11788

(515) 273-0100 TWX: 858881 Zeus Components Inc., Reg 1

NY/ROCK/NJ/E PA/ CT 100 Midland Ave. Port Chester, NY 10573 (914) 937-7400

Zeus Components Inc., Reg 1B Long Island/NYC 2110 Smithtown Ave. Ronkonkoma, NY 11779 (516) 737-4500

NORTH CAROLINA

Arrow Electronics 5240 Greens Dairy Rd. Baleigh, NC 27604 (919) 876-3132 TWX: 510 928 1856 Arrow Electronics 938 Burke Street Winston-Salem, NC 27101 (919) 725-8711 TWX: 510 931 3169 Hamilton/Avnet 3510 Spring Forest Road Raleigh, NC 27601 (919) 878-0810 TWX: 510 928 1836 Pioneer Technology 9801-A Southern Pine Blvd. Charlotte, NC 28210 (704) 527-8188 TWX: 810 621 0366 Pioneer Technology 2810 Meridian Pkwy. #148 Durham, NC 27713 (919) 544-5400 оню Arrow Electronics 7620 McEwen Rd. Centerville, OH 45459 (513) 435-5563 TWX: 810 459 1611 Arrow Electronics 6238 Cochran Rd. Solon, OH 44139 (216) 248-3990 TWX: 810 427 9409 **Bell Industries** 444 Windsor Park Drive Davton, OH 45459 (513) 435-8660 **Bell Industries** Micro-Mil Division 118 Westpark Boad Dayton, OH 45459 (513) 434-8231 TWX: 810 459 1615 CAM/OHIO Electronics 749 Miner Road Highland Heights, OH 44143 (216) 461-4700 TWx: 810 427 2976 Hamilton/Avnet 954 Senate Drive Dayton, OH 45459 (513) 439-6700 TWX: 810 450 2531 Hamilton/Avnet 30325 Bainbridge Rd., Bldg. A Solon, OH 44139 (216) 831-3500 TWX: 810 427 9452 Hamilton/Avnet 777 Brooksedge Blvd. Westerville, OH 43081 (614) 882-7004 Pioneer Standard 4800 East 131st Street Cleveland, OH 44105 (216) 587-3600 TWX: 810 422 2210

Pioneer Standard 4433 Interpoint Blvd. Dayton, OH 45424 (513) 236-9900 TWX: 810 459 1683

Zeus Components Inc., Reg 3 Dayton (DESC) 2912 Springboro St., Ste. 106 Dayton, OH 45439 (513) 293-6162 OKLAHOMA

Arrow Electronics 12111 F. 51st Street Tulsa, OK 74146 (918) 252-7537 Hamilton/Avnet 12121 East 51st St. Suite 102A Tulsa, OK 74146 (918) 252-7297 Quality Components 3158 South 108th East Ave. Suite 274 Tulsa, OK 74146 (918) 664-8812 Badio Inc. 1000 South Main Street Tulsa, OK 74119 (918) 587-9123 TWX: 49 2429

OREGON

Almac-Stroum Electronics 1885 N.W. 169th Place Beaverton, OR 97006 (503) 629-8090 TWX: 910 467 8743

Anthem Electronics 9705 S.W. Sunshine Ct. Suite 900 Beaverton, OR 97005 (503) 643-1114

Arrow Electronics 1800 N.W 167th Place Suite 145 Beaverton, OR 97006 (503) 645-6456 TWX: 910 464 0007

Bell Industries 6024 S.W. Jean Rd. Lake Oswego, OR 97034 (503) 241-4115

TWX: 910 455 8177 Hamilton/Avnet 6024 S.W. Jean Rd.

Bldg, C. Suite 10 Lake Oswego, OR 97034 (503) 635-7850

PENNSYLVANIA—Eastern

Arrow Electronics 650 Seco Rd. Monroeville, PA 15146 (412) 856-7000 TWX: 710 797 3894

CAM/RPC IND Electronics 620 Alpha Drive **BIDC Park** Pittsburgh, PA 15238 (412) 782-3770 TWX: 710 795 3126

Hamilton/Avnet 2800 Liberty Ave. Pittsburgh, PA 15227 (412) 281-4150

NATIONAL SEMICONDUCTOR CORPORATION DISTRIBUTORS (Continued)

PENNSYLVANIA-Eastern (Continued) Anthem Electronics 355 Business Ctr. Drive Horsham, PA 19044 (215) 443-5150 Pioneer Technology 261 Gibraltar Road Horsham, PA 19044 (215) 674-4000 TWX: 510 665 6778 Pioneer-Pittsburgh 259 Kanna Drive Ridgepark Pittsburgh, PA 15238 (412) 782-2300 TWX: 710 795 3122 Time Electronics 600 Clark Ave. King of Prussia, PA 19406 (215) 337-0900 TWX: 845317 TENNESSEE Bell Industries Instate: (800) 752-2050 TEXAS Arrow Electronics 3220 Commander Dr. Carroliton, TX 75006 (214) 380-6464 TWX: 910 860 5377 Arrow Electronics 2227 West Braker Lane Austin, TX 78758 (512) 835-4180 TWX: 910 874 1348 Arrow Electronics 10899 Kinghurst Dr. Suite 100 Houston, TX 77099 (713) 530-4700 TWX: 910 880 439 Hamilton/Avnet 2111 West Walnut Hill Ln. Irving, TX 75062 (214) 550-7755 TWX: 07 32359 Hamilton/Avnet 4850 Wright Road #190 Staford, TX 77477 (713) 240-7733 TWX: 910 881 5523 Hamilton/Avnet 1807A West Braker Lane Austin, TX 78758 (512) 837-8911 TWX: 910 874 1319 **Pioneer Electronics** 1826 Kramer Lane Suite D Austin, TX 78758 (512) 835-4000 Pioneer Standard 13710 Omega Road Dallas, TX 75240 (214) 386-7300 TWX: 910 860 5563

Pioneer Electronics 5853 Point West Drive Houston, TX 77036 (713) 988-5555 TWX: 910 881 1606 Quality Components 1005 Industrial Blvd. Sugarland, TX 77478 (713) 240-2255 TWX: 910 881 7251 Quality Components 2120M Braker Lane Austin, TX 78758 (512) 835-0220 TWX: 910 874 1377 Quality Components 4257 Kellway Circle Addison, TX 75001 (214) 733-4300 TWX: 910 660 5459 Zeus Components Inc., Reg 7 TX, AR, OK, LA, KS, MO, IO, NE 1800 N. Glenville Rd. Richardson, TX 75081 (214) 783-7010 UTAH Anthem Electronics 1615 West 2200 South #A Salt Lake City, UT 84119 (801) 973-8555 Arrow Electronics 1946 W. Parkway Blvd. Salt Lake City, UT 84119 (801) 973-6913 Bell Industries 6912 S. 185 West #B Midvale, UT 84047 (801) 255-9611 Hamilton/Avnet 1585 West 2100 South Salt Lake City, UT 84117 (801) 972-4300 TWX: 910 925 4018 WASHINGTON Almac-Stroum Electronics 14360 S.E. Eastgate Way Bellevue, WA 98007 (206) 643-9992 TWX: 910 444 2087 Anthem Electronics 5020 148th Ave. N.E. Suite 103 Redmond, WA 98052 (206) 881-0850 TWX: 910 997 0118 Arrow Electronics 19450 68th Ave. South Kent, WA 98032 (206) 575-4420 TWX: 910 444 2034 Hamilton/Avnet 17761 N.E. 78th Place Bld. C Redmond, WA 98052 (206) 881-6697

WISCONSIN

Arrow Electronics 200 N. Patrick Blvd. Brookfield, WI 53005 (414) 792-0150 TWX: 910 262 1193 **Bell Industries** W227 N913 Westmound Ave. Waukesha, WI 53186 (414) 547-8879 TWX: 910 262 1156 Hamilton/Avnet 20815 Crossroads Civ. #400 Waukesha, WI 53186 (414) 784-4516 Taylor Electric 1000 West Donges Bay Road Mequon, WI 53092 (414) 241-4321 TWX: 910 262 3414 CANADA Electro Sonic Inc. 1100 Gordon Baker Boad Willowdale, Ontario M2H 3B3 (416) 494-1666 TWX: 06 525295 Hamilton/Avnet 2550 Boundary Rd. #105 Burnaby, B.C., V5M 3Z0 (604) 437-6667 Hamilton/Avnet 2816 21st N.E. Calgary, Alberta T2E 6Z2 (403) 250-9380 TWX: 03 827642 Hamilton/Avnet 2795 Rue Halpern St. Laurent, Quebec H4S 1P8 (514) 335-1000 TWX: 610 421 3731 Hamilton/Avnet 6845 Redwood Drive 3, 4, 5 Mississauga, Ontario L4V 1T1 (416) 677-7432 TWX: 610 492 8867 Hamilton/Avnet 190 Colonnada Bd. Nepean, Ontario K2E 7L5 (613) 226-1700 TWX: 053 4971 Semad Electronics Ltd. 243 Place Frontenac Pointe Claire, Quebec H9R 4Z7 (514) 694-0860

(314) 0544-0560 Semad Electronics Ltd. 8563 Government Street Burnaby, B.C. V5G 4M1 (604) 420-9889 Semad Electronics Ltd. 75 Giendeer Dr. S.E. #210 Calgary, Alberta T2H 258 (403) 252-6864 Semad Electronics Ltd. 1827 Woodward Dr. # 303 Ottawa, Ontario K2C 0R3 (613) 727-8325 Zentronics 8 Tilbury Ct.

8 Tilbury CL Brampton, Ontario L6T 3T4 (416) 451-9600 TWX: 06 97678

Zentronics Edmonton Sales Office Edmonton, Alberta T6N 1B2 (403) 468-8306

Zentronics 11400 Bridgeport Rd., Unit 108 Richmond, B.C. V6X 1T2 (604) 273-5575 TWX: 04 355844

Zentronics 155 Colonade Rd. So. Units 17 & 18 Nepean, Ontario K2E 7K1 (613) 226-8840

Zentronics 817 McCaffrey St. Ville St. Laurent, Quebec H4T 1N3 (514) 737-9700

Zentronics 93-1313 Border St. Winnipeg, Manitoba R3H 0X4 (204) 694-1957

Zentronics Saskatoon Sales Office Saskatoon, Alberta R3H 0X4 (306) 955-2207 Zentronics 6815 8th St. N.E.

Suite 100 Calgary, Alberta T2E 7H7 (403) 272-1021 TWX: 04 355844

SALES OFFICES

ALABAMA Huntsville (205) 837-8960 (205) 721-9367 ARIZONA Tempe (602) 966-4563 B.C. Burnaby (604) 435-8107 CALIFORNIA Encino (818) 888-2602 Inglewood (213) 645-4226 Roseville (916) 786-5577 San Diego (619) 587-0666 Santa Clara (408) 562-5900 Tustin (714) 259-8880 Woodland Hills (818) 888-2602 COLORADO Boulder (303) 440-3400 **Colorado Springs** (303) 578-3319 Englewood (303) 790-8090

CONNECTICUT Fairfield (203) 371-0181 Hamden (203) 288-1560

FLORIDA Boca Raton (305) 997-8133 Orlando (305) 629-1720 St. Petersburg (813) 577-1380 GEORGIA Atlanta (404) 396-4048 Norcross (404) 441-2740 ILLINOIS Schaumburg (312) 397-8777 INDIANA Carmel (317) 843-7160 Fort Wayne (219) 484-0722 IOWA Cedar Rapids (319) 395-0090 KANSAS Overland Park (913) 451-8374 MARYLAND Hanover (301) 796-8900 MASSACHUSETTS Burlington (617) 273-3170 Waltham (617) 890-4000 MICHIGAN W. Bloomfield (313) 855-0166

MINNESOTA Bloomington (612) 835-3322 (612) 854-8200 NEW JERSEY Paramus (201) 599-0955 NEW MEXICO Albuquerque (505) 884-5601 NEW YORK Endicott (607) 757-0200 Fairport (716) 425-1358 (716) 223-7700 Melville (516) 351-1000 Wappinger Falls (914) 298-0680 NORTH CAROLINA Cary (919) 481-4311 OHIO Dayton (513) 435-6886 **Highland Heights** (216) 442-1555 (216) 461-0191 ONTARIO Mississauga (416) 678-2920 Nepean (404) 441-2740 (613) 596-0411 Woodbridge (416) 746-7120

OREGON Portland (503) 639-5442 PENNSYLVANIA Horsham (215) 675-6111 Willow Grove (215) 657-2711 PUERTO RICO **Rio Piedias** (809) 758-9211 QUEBEC Dollard Des Ormeaux (514) 683-0683 Lachine (514) 636-8525 TEXAS Austin (512) 346-3990 Houston (713) 771-3547 Richardson (214) 234-3811 UTAH Salt Lake City (801) 322-4747 WASHINGTON Bellevue (206) 453-9944 WISCONSIN Brookfield (414) 782-1818 Milwaukee (414) 527-3800



National Semiconductor 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: (408) 721-5000 TWX: (910) 339-9240

SALES OFFICES (Continued)

INTERNATIONAL OFFICES

Electronica NSC de Mexico SA Juventino Rosas No. 118-2 Col Guadalupe Inn Mexico, 01020 D.F. México Tel: 52-5-524-9402

National Semicondutores Do Brasil Ltda. Av. Brig. Faria Lima, 1409 6 Andor Salas 62/64 01451 Sao Paulo, SP, Brasif Tel: (55/11) 212-5066 Telex; 991-1131931 NSBR BR

National Semiconductor GmbH Industriestrasse 10 D-8080 Furstenfeldbruck West Germany Tel: 49-08141-103-0 Telex: 527 649

National Semiconductor (UK) Ltd. 301 Harpur Centre Horne Lane . Bedford MK40 ITH United Kingdom Tel: (02 34) 27 00 27 Telex: 826 209

National Semiconductor Benelux Vorsilaan 100 B-1170 Brussels Belgium Tel: (02) 6725360 Telex: 61007 National Semiconductor (UK) Ltd. 1. Bianco Lunos Alle DK-1868 Fredriksberg C Denmark

Tel: (01) 213211 Telex: 15179

National Semiconductor Expansion 10000 28, rue de la Redoute F-92260 Fontenay-aux-Roses France Tel: (01) 46 60 81 40 Telex: 250956

National Semiconductor S.p.A. Strada 7, Palazzo R/3

20089 Rozzano Milanofiori Ifaly Tel: (02) 8242046/7/8/9

National Semiconductor AB Box 2016 Stensatravagen 13 S.12702 Skarholmen Sweden

Tel: (08) 970190 Telex: 10731 National Semiconductor Calle Agustin de Foxa, 27 28036 Madrid

Spain Tel: (01) 733-2958 Telex: 46133 National Semiconductor Switzerland Alle Winterthurerstrasse 53 Posifach 567 Ch-8304 Wallisellen-Zurich Switzerland Tel: (01) 830-2727 Telex: 59000

National Semiconductor Kauppakartanonkatu 7 SF-00930 Helsinki Finland Tel: (0) 33 80 33 Telex: 126116

National Semiconductor Japan

Sanseido Bldg, 5F 4-15 Nishi Shinjuku Shinjuku-ku Tokyo 160 Japan Tel: 3-299-7001 Fax: 3-299-7000

National Semiconductor Hong Kong Ltd, Southeast Asia Marketing Austin Tower, 4th Floor 22-26A Austin Avenue Tsimshatsui, Kowloon, H.K. Tel: 852 37243645 Cable: NSSEAMKTG Telex: 52996 NSSEA HX

National Semiconductor (Australia) PTY, Ltd. 1st Floor, 441 St. Kilda Rd. Melbourne, 3004 Victory, Australia Teir (03) 267-5000 Fax: 61-3-2677458

National Semiconductor (PTE), Ltd.

200 Cantonment Road 13-01 Southpoint Singapore 0208 Tel: 2252226 Telex: RS 33877

National Semiconductor (Far East)

Taiwan Branch P.O. Box 68-392 Taipei 7th Floor, Nan Shan Life Bidg, 302 Min Chuan East Road, Taipei, Taiwan R.O.C. Tel: (86) 02-501-7227 Telex: 22837 NSTW Cable: NSTW TAIPEI

National Semiconductor (Far East) Ltd.

Korea Office Room 612, Korea Fed, of Small Bus, Bldg, 16-2, Yoldo-Dong, Youngdeungpo-Ku Seoul, Korea Tel: (02) 784-8051/3 – 785-0696-8 Telex: (X24942 NSRKLO

© 1988 National Semiconductor

TL/2390P

3