

# Signal Processors Lecture Notes, Pt 1

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, 448.032

03.04.2018

ITI

www.iti.tugraz.at



### <sup>2</sup> Chapter Overview

#### 1. Microprocessor Fundamentals

- Processor & Programming Models
- Performance Criteria
- Data Path Implementation
- CISC vs. RISC
- Superscalar Processors
- Very Long Instruction Word Processors (VLIW)
- Detour: Programming Model / Program Execution
- Out-of-Order Execution
- Memory System
- Direct Memory Access
- Conclusion



### **Processor & Programming Models**

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

3

03.04.2018



### <sup>4</sup> Basic Model

- Primary operation
  - "sequential" execution of instructions



- Program execution
  - CPU loads instruction and data if needed
  - CPU executes instructions sequentially
  - If required, stores results in register or memory





### Processor Architecture: "Accu Model"

(Example)





### Processor Internals: Microarchitecture

(Example)

ITI

6





Instruction set

- Interface for the programmer/compiler
- Set of "executable" instructions
- Complexity
  - Instruction format
  - Data format
  - Available Registers
  - Addressing modes
- Instruction Set Architecture (ISA)
  - Defines "logical" behavior of a processor
  - Can be implemented by different processor
  - architectures resulting in *different performance*





8

	<b>TU</b> Graz
1	<b>TU</b> Graz

9	Big-endian	VS.	Little-endian		
8-bit ⇔ 16-bit num.	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	)	
Sign- Test of 8-bit and 16-bit numbers (N-Flag)	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ter)	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	)	
Stringcomparison (sorting!) Readability vs. Memory dumps Blocktransfer	15       87       0         0       S       T       1         2       R       I       3         4       N       G       5         6		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	)	



#### Byte Order

10

#### Ausgerichtete Daten (Aligned data)



Nicht ausgerichtete Daten (misaligned data)





# <sup>11</sup> Addressing Modes







03.04.2018





#### Usage: "Position Independent Code"

Programs can be executed everywhere in memory – because all of the addresses are relative to the program counter, no modifications are necessary



















03.04.2018



# <sup>18</sup> Comparison of different Processors

	Anzahl allgemeiner Register			Bitbreite			
Prozessor/Architektur (Hersteller)	Gesamt	Direkt zugreifbar	Register- breite	Register- adressen	unmittelbare Operanden	Befehl	
Alpha 21364 (Compaq) [25, 28]	32	32	64 Bit	5 Bit	8 Bit	32 Bit	
Am29000 (AMD) [1]	192	192	32 Bit	8 Bit	8 Bit	32 Bit	
ARM7TDMI (ARM) [10]	16	16	32 Bit	4 Bit	8 Bit	32 Bit <sup>a</sup>	
Crusoe TM5800 (Transmeta) [187]	64	64	32 Bit	6 Bit	_ <sup>b</sup>	_b	
pa-8700 (HP) [90]	32	32	64 Bit	5 Bit	11 Bit	32 Bit	
Itanium 2 (Intel, HP) [75, 78]	128	128	64 Bit	7 Bit	8 Bit <sup>c</sup>	41 Bit <sup>d</sup>	
MC88100 (Motorola) [122]	32	32	32 Bit	5 Bit	16 Bit	32 Bit	
MIPS64 20Kc (MIPS) [106]	32	32	64 Bit	5 Bit	16 Bit	32 Bit	
Nemesis C (TU Berlin) [114, 198]	96	16	32 Bit	4 Bit	1 Bit	16 Bit	
PowerPC 970 (IBM) [67]	32	32	64 Bit	5 Bit	16 Bit	32 Bit	
UltraSPARC III Cu (Sun) [172]	160	32	64 Bit	5 Bit	13 Bit	32 Bit	



### 3-Address Instruction Set (Example)

Befehlssatz einer einfachen 3-Adressarchitektur

Befel	hl	Funktion		Befehlscode
sub	rD, rSimm <sub>1</sub> , rS <sub>2</sub>	Subtraktion: oder	$rD = rS_1 - rS_2$ $rD = \operatorname{imm}_1 - rS_2$	000 i rSimm <sub>1</sub> rS <sub>2</sub> rD
ld	$rD$ , $[rSimm_1, rS_2]$	Laden: oder	$rD = \text{mem} [rS_1 + rS_2]$ $rD = \text{mem} [imm_1 + rS_2]$	001 i rSimm <sub>1</sub> rS <sub>2</sub> rD
st	$[rSimm_1, rS_2], rS_3$	Speichern: oder	$mem [rS_1 + rS_2] = rS_3$ $mem [imm_1 + rS_2] = rS_3$	010 i rSimm <sub>1</sub> rS <sub>2</sub> rD
bmi	rS, label	Bedingter S	prung: if ( <i>rS</i> < 0) goto <i>label</i> +pc	0110 rS label
call	label	UP-Aufruf:	r0 = pc, goto <i>label</i>	1 label
ret		Rücksprung	: goto r0	0111 0000 0000 0000

19





### **Performance Criteria**

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

03.04.2018



### <sup>21</sup> Performance Criteria

- Clock frequency and clocks per instruction
  - clock frequency = 1/cycle time ( $\tau$ )
  - Number of instructions per program (IC)
  - Average cycles per instruction (CPI)
- Execution time T
  - $T = |C \times CP| \times T$
  - $T = IC \times (p + m \times k) \times T$ 
    - p: number of processor cycles (decode, execute)
    - m: number of memory cycles
    - k: memory cycle time / processor cycle time



22

### Dependency of the Performance Factors

System Attributes	Performance Factors				
		CPI			
	IC	р	m	k	τ
Instruction Set Architecture	×	×	$\sim$		$\sim$
Compiler	$\times$	×	$\times$		
Processor implementation and control		×			×
Cache and memory hierarchy				×	×



### Data Path Implementation

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

03.04.2018



### <sup>24</sup> Execution of Instructions

- *Fetch*: loading of next instruction
  - PC register ("program counter") points to instruction, memory access required
- Decode: decoding the instruction
  - Determine also the operands
- *Execute*: execute the instruction (e.g. add, sub, branch, ...)
- Write-back: store result
  - Store results in target register or memory
- Several cycles are necessary (CPI > 1, typ. CPI ≈ 10)



# <sup>25</sup> Design Space



Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1 03.04.2018



# <sup>26</sup> Design Space

#### Energy consumption per instruction





### <sup>27</sup> Scalar Processors

- "Scalar Processor" = 1 functional unit / CPU
  - e.g., integer unit or floating point unit
  - CPI ≥ 1
- Coprocessor
  - Floating-point, graphic, multimedia, ...



# <sup>28</sup> Built-in FPU vs. Coprocessor







(b) CPU with an attached coprocessor



### Basic instruction cycle and Pipelining

- Basic instruction cycle
  - fetch / decode / execute / write back
  - Some phases may take several basecycles
- Pipelining

29

- Overlapping of different phases of the execution
- First result available after n base-cycles (n ... number of segments)
- Subsequent results available after one additional cycle each
- (Theoretical) maximum speedup is equal to the number of segments
- Used with control-flow and arithmetic pipelines
- Pipeline has to be flushed when asynchronous events take place





# <sup>30</sup> Pipelining issues

- Problem with control flow
  - Prerequisite: "next" instruction to execute is "next" instruction in memory
  - Branches (conditional and unconditional), calls, etc. violate this prerequisite
- => pipeline needs to be flushed and re-filled
- Objective: Avoid flushing the pipeline
  - Delayed branches
  - Branch prediction
  - Conditional execution



# <sup>31</sup> Branches & Instruction Pipeline





### <sup>32</sup> Delayed Branches



- Branch happens "delayed"
- Different OP-Code for branch instruction required



#### Predict branch target

Observation: most branches are "easy to predict"

```
for (i = 0; i < 100; i++) {
    sum = x[i] * c[N - i];
}</pre>
```

- Only if prediction fails, pipeline must be flushed (predicted target ≠ "real" target)
- Prediction is based on historical data
  - Simple rule: "use same target as at last branch"
  - Exploit statistics on previous branching behavior, i.e., if a specific branch target has been chosen often it is likely that the same target will be chosen in the future





1-bit saturating counter (last outcome of the branch)



2-bit saturating counter, bimodal predictor – state machine









#### **Conditional Execution** 1 while (i != j) { if (i > j) { 2 i -= j; 3 } else { $\mathbf{4}$

j -= i;

36

 $\mathbf{5}$ 

6

7

}

}

1 loop:	CMP Ri, Rj	; set condition "NE" if (i $!= j$ ),
2		; $"GT" if (i > j),$
3		; or "LT" if $(i < j)$
4	SUBGT Ri, Ri, Rj	; if "GT" (Greater Than), $i = i-j$ ;
5	SUBLT Rj, Rj, Ri	; if "LT" (Less Than), $j = j-i$ ;
6	BNE loop	; if "NE" (Not Equal), then loop


# <sup>37</sup> Other Pipelining Techniques

- Arithmetic Pipelining
  - E.g., for floating-point operations
- Super Pipelining
  - Additional partitioning of pipeline stages
  - Clocked at higher rates
- Linear/non-linear pipelines
- Address Pipelines
  - Determination of physical address



#### **Arithmetic Pipelining**



Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1



(a) An n-bit carry-propagate adder (CPA) which allows either carry propagation or applies the carry-lookahead technique

CPA

l s

(Sum)



(b) An *n*-bit carry-save adder (CSA), where  $S^b$  is the bitwise sum of X, Y, and Z, and C is a carry vector generated without carry propagation between digits

								1	0	1	1	0	1	0	1	=	A
							x)	1	0	0	1	0	0	1	1	=	B
							- 10	1	0	1	1	0	1	0	1	=	$P_0$
							1	0	1	1	0	1	0	1	0	=	$P_1$
						0	0	0	0	0	0	0	0	0	0	=	$P_2$
					0	0	0	0	0	0	0	0	0	0	0	==	$P_3$
				1	0	1	1	0	1	0	1	0	0	0	0	=	$P_4$
			0	0	0	0	0	0	0	0	0	0	0	0	0	=	$P_5$
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	=	$P_6$
+)	1	0	1	1	0	1	0	1	0	0	0	0	0	0	0	=	$P_7$
0	1	1	0	0	1	1	1	1	1	1	0	1	1	1	1	=	P

03.04.2018



# <sup>39</sup> Issues with Pipelining

- Interlocking
  - either in Software
  - or in Hardware
- Bypass
  - Resolve data hazards
- Interrupt handling



#### Interlocking

40

add	r1,	r2,	r3
nop			
sub	r3,	r4,	r1
•••			







Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1







#### CISC vs. RISC

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

42

03.04.2018



## <sup>43</sup> CISC vs. RISC

- Paradigm change for ISA (mid 1980s)
  - from 'Complex Instruction Set Architectures' (CISC)
  - to 'Reduced Instruction Set Architectures' (RISC)
  - RISC: all instructions have similar complexity => more feasible for pipelining
- Complexity of the ISA
  - Instruction format
  - Data format
  - Addressing modes
  - Registers



#### **Features CISC**

- Has moderate number of instructions
- Combines these instructions with numerous addressing modes (up to 13, can access memory, combines indexed, indirect; this is the main reason for complexity...)
- Sometimes orthogonal instruction-set (every instruction with every addressing mode)
- Calculation of the EA (= effective address) of operands is solved in microcode, which requires several steps / cycles if external access is necessary
- Medium number of registers (up to 16)
- Compact code (compression effect of addressing-modes)
- Sometimes variable opcode-size for compact code
- 8-32 bit register- / accu-size
- Can also have aggregate (=complex) instructions



## Features RISC

- Higher number of (specialized) instructions
- Only some (typically 5) addressing modes, "reduced"
- "Load-Store-Architecture" only few instructions can access memory
- No micro-code, therefore each cycle faster, but more code needed
- Evaluation of EA of operand requires several instructions
- Typically 32 registers (3 address-fields in opcode, 5 bit each)
- Typically 32 bit, but not exclusively
- Typically no variable code size
- Typically separate caches for instructions and data
- Typically larger (two times higher) code-size compared to CISC
- Specialized architectures also might have lower number of instructions



## **Comparison RISC - CISC**

• Naming grown historically

- Reduced refers mainly to number of addressing modes
- Each cycle in RISC executes faster (10-20%)
- In average RISC requires double code-size
- RISC good with large caches and short programs (loops)
- Originally replacement of "microcode" against "cache"
- Small controllers still resemble original CISC
- CISC good with large opcodes and/or large data
- High-performance CISC:
  - Has separate caches
  - Has separate buses
  - Does pre-decode and pre-fetch of operands
  - Internally uses RISC-architecture



### post-RISC Era

47

- Superscalar execution
- Out-of-order execution
- Branch prediction
- Additional instructions
- SIMD operations

After all, whether RISC or CISC, modern processors use this techniques. Features are included in today's processors not because it's part of a design philosophy called "RISC", but because it enhances performance



#### **Superscalar Processors**

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

03.04.2018



## Superscalar Processors

- Multiple functional units
- Multiple (instruction-)
  Pipelines
  - Instructions can be executed on multiple functional units in parallel => CPI < 1 possible</li>
  - On n functional units (n pipelines), up to n instructions per clock can be executed





## <sup>50</sup> Superscalar Processors

- Processor "decides" which instructions can be executed in parallel
  - Implemented in hardware, dynamically scheduled
- Data dependencies among instructions must be considered!
- All current "desktop CPUs" are superscalar processors



#### Very Long Instruction Word Processors (VLIW)

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1 03.04.2018



## <sup>52</sup> VLIW Processors

- Multiple functional units
- Pipelining
- Common register file



 Static assignment of instructions to functional units (at compile time)



## <sup>53</sup> VLIW Processors

- Very long instruction format (e.g., 1024 bit)
  - Increased program memory
  - Can be reduced for idle units
- Simpler hardware architecture (compared to superscalar proc.)
- Performance strongly dependent on compiler
- Explicit parallelism



#### Detour: Programming Model / Program Execution

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1





Semantic of a program is defined by the operations and data dependencies between them.

Read-after-write (RAW)

- Write-after-read (WAR)
- Write-after-write (WAW)





#### **Out-of-Order Execution**

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

03.04.2018



# <sup>57</sup> Out-of-Order Execution

- Properties
  - Until now: rigid sequential execution order of instructions
  - External memory access can cause long delays/stalls in the pipeline
- Principle
  - Instruction fetch/decode: in-order, potentially multiple instructions
  - Pool of instructions
  - Out-of-order execution (considering data dependencies!)
  - In-order write-back



58

## **Out-of-Order Execution Techniques**

- Parallel execution
  - Scoreboard
    - Additional bits for every register: indicate validity, read-tag, preference bit (r/w), ...
  - Reservation station (Tomasulo Algorithm)
    - Working registers & reservation registers
- In-order write-back
  - Register renaming, re-order buffer
  - History buffer



# <sup>59</sup> Tomasulo Algorithm





Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1



# Register Renaming & Re-order Buffer





# <sup>61</sup> Out-of-order Execution

#### Issues

- Data dependencies
- Different number of pipeline stages
- Consistent "observable" processor state
- Interrupt & Exception handling





#### **Memory System**

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

03.04.2018



# <sup>63</sup> Memory System

Memory parameters

- Access time
- Storage size
- Cost per byte
- Transmission bandwidth
- Transmission unit
- Persistency
- Hierarchical organization





Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

UT I



#### **Memory Hierarchy: Inclusion**

#### $M1 \in M2 \in \ldots \in Mn$

65



Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1



Cache

ITI

- Cache is a small high-speed memory
- Cache memory helps to reduce the time for accessing data CPU ⇔ Main memory
- Reduce access time based on "locality of reference"



## <sup>67</sup> Memory: Coherence

Copies of same data must remain consistent on higher layers

- Example: Modifications of cached data
  update modified data on higher layers
- Cache strategies
  - Write-through (WT): immediate update
  - Write-back (WB): delayed update
- Cache coherency important in multi-core systems



## Cache & Locality

ITI

Programs (typ.) spend 90% of the time in 10% of the code

- Temporal locality
  - LRU algorithm, working sets, loops, stacks
- Spatial locality
  - Used memory regions are in close proximity
  - Arrays, structs, . . .
- Sequential locality
  - Instructions are executed sequentially (except branches)



### <sup>69</sup> Cache Cycles

- CPU performs read or write
- Cache intercepts the bus transaction & decreases response time
- Cache Hit: When ever the cache contains the information requested
- Cache Miss: When ever the cache does not contain the information requested
- Cache Consistency: Cache always reflects what is in main memory
  - Snoop: Cache is watching the address lines for transactions
  - Snarf: When a cache takes the information from the data lines
  - Dirty data: When data is modified within cache but not modified in main memory
  - Stale data: When data is modified within main memory but not modified in cache



## <sup>70</sup> Cache Architecture

- Read architectures: "Look Aside" or "Look Through"
- Write policies: "Write-Back" or "Write-Through"
- Look Aside: sits in parallel with main memory
  - Both, main memory and cache see a bus cycle at the same time
  - Look aside caches are less complex and less expensive
  - The architecture provides better response to cache miss because both, DRAM and cache, see the bus cycle at the same time
  - Main drawback: processor can not access cache while other bus master is accessing main memory.







## <sup>72</sup> Cache Architecture

• Look Through: cache sits between processor and main memory

- The cache sees the processor bus cycle before allowing it to pass on to the system bus
- This architecture allows the processor to read out of cache while another bus master is accessing the main memory
- This cache architecture is more complex and more costly
- Another downside is that memory access on cache misses are slower because main memory is not accessed until after the cache is checked.


<sup>73</sup> Cache: Look Through Architecture





### <sup>74</sup> Cache Architecture: Write Policy

- *Write-back policy:* Cache acts like a buffer
  - Write cycle updates the data in the cache
  - Update of main memory is performed later (cp. "dirty data")
  - Might reduce main memory updates, but increases complexity
- Write-through policy: The processor writes through the cache to main memory
  - Write cycle updates both cache and memory
  - Access to main memory at each write (no "dirty data")
  - Simpler but less effective



- SRAM: Static Random Access Memory (SRAM) is the memory block that holds the data (== cache size)
- Tag RAM: stores the address of the data that is currently stored in the SRAM
- Cache controller: implements the cache policies
  - Updates SRAM and TRAM
  - Read/write policy



- Main memory is divided into equal pieces (Cache Page)
  - Size of a page is dependent on the size of the cache
- Cache page is broken into smaller pieces (Cache Line)
  - Cache line is determined by processor and cache design





# <sup>77</sup> Fully-Associative Cache

- Any line in main memory is allowed to store in any location in the cache
  - Disadvantage: complexity of implementation
  - TRAM access time is critical for overall performance





# <sup>78</sup> Direct-Mapped Cache

- Main memory is divided into cache pages. Size of each page is equal to the size of the cache
  - Unique cache line for line i of all pages
  - It is the least complex of all three caching schemes





Cache SRAM is divided into equal sections called cache ways

- Cache page is equal to the size of the cache way
- Each cache way is treated like a small direct mapped cache
- n lines of memory may be stored at any time
- Helps to reduce trashing (loading/replacing the same line)



Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1





#### **Direct Memory Access**



### <sup>81</sup> Data Transfer Mechanisms

- Polling
  - Processor is dedicated to acquire data
  - Not efficient, processor cannot do other tasks
- Interrupts
  - Processor is interrupted when incoming data is ready & acquires data
- Direct Memory Access
  - Dedicated unit for data acquisition
  - Reads incoming data and stores the data in system memory
  - Processor can work on other tasks in parallel



### <sup>82</sup> Direct Memory Access

- External peripherals communicate with DMA controller for data transfer
- DMA controller manages several channels for data transfer and DMA requests
- Channels must be enabled by the processor for DMA controller to respond to DMA requests



# <sup>83</sup> DMA Data Flow





### <sup>84</sup> DMA Transfer Types

- Fly-by DMA Transfer
  - Fastest data transfer, single cycle or single address transfer
  - DMA controller supplies the address, device reads or writes the data
  - Memory-to-memory transfers are not possible!
- Fetch-and-deposit DMA transfer
  - Dual-cycle or dual address transfer
  - 1st cycle: Data is read into a *temporary register* of DMA controller
  - Ind cycle: Data is written to memory or other device
  - Used for different bus widths



# <sup>85</sup> DMA Applications

- Network cards
- Intra-chip data transfer (multi-core processors)
- Graphic cards
- Disk drive controllers
- Sound cards
- • •



#### Conclusion

Institute for Technical Informatics, DI Dr. Eugen Brenner Signal Processors, Pt 1

ITI

86

03.04.2018