

Lecture #23

ANNOUNCEMENTS

- Quiz #5 will be given at the beginning of class on Thursday (4/17)
 - topics to be covered: BJT transient response, MOS band diagrams
 - closed book; 5 pages of notes + calculator allowed

OUTLINE

- MOS non-idealities (cont.)
- V_T adjustment
- MOSFET structure and operation


Reading: Course Reader Chapter 3.1
(Textbook Chapters 18.3, 17.1-2)

Spring 2003

EE130 Lecture 23, Slide 1

Poly-Si Gate Depletion

- A heavily doped film of polycrystalline silicon (poly-Si) is typically employed as the gate-electrode material in modern MOS devices.




- There are practical limits to the electrically active dopant concentration (usually less than $1 \times 10^{20} \text{ cm}^{-3}$)
- ⇒ The gate must be considered as a semiconductor, rather than a metal

Spring 2003

EE130 Lecture 23, Slide 2

MOS Band Diagram with Gate Depletion

Si biased to inversion:



V_G is effectively reduced:

$$Q_{inv} = C_{ox} (V_G - V_{poly} - V_T)$$

$$W_{poly} = \sqrt{\frac{2\epsilon_{Si} V_{poly}}{qN_{poly}}}$$

How can gate depletion be minimized?


Spring 2003

EE130 Lecture 23, Slide 3

Gate Depletion Effect

Gauss's Law dictates

$$W_{poly} = \epsilon_{ox} \mathcal{E}_{ox} / qN_{poly}$$



t_{ox} is effectively increased:

$$C = \left(\frac{1}{C_{ox}} + \frac{1}{C_{poly}} \right)^{-1} = \left(\frac{t_{ox}}{\epsilon_{SiO_2}} + \frac{W_{poly}}{\epsilon_{Si}} \right)^{-1}$$

$$= \frac{\epsilon_{SiO_2}}{t_{ox} + (W_{poly} / 3)}$$

$$Q_{inv} = (V_G - V_T) \cdot \frac{\epsilon_{SiO_2}}{t_{ox} + (W_{poly} / 3)}$$

Spring 2003

EE130 Lecture 23, Slide 4

Example: GDE

V_{ox} , the voltage across a 2 nm thin oxide, is 1 V. The n^+ poly-Si gate active dopant concentration N_{poly} is $8 \times 10^{19} \text{ cm}^{-3}$ and the Si substrate doping concentration N_A is 10^{17} cm^{-3} .

Find (a) W_{poly} , (b) V_{poly} , and (c) V_G .

Solution:

$$\begin{aligned}
 (a) \quad W_{poly} &= \epsilon_{ox} \mathcal{E}_{ox} / qN_{poly} = \epsilon_{ox} V_{ox} / t_{ox} qN_{poly} \\
 &= \frac{3.9 \times 8.85 \times 10^{-14} \text{ (F/cm)} \cdot 1 \text{ V}}{2 \times 10^{-7} \text{ cm} \cdot 1.6 \times 10^{-19} \text{ C} \cdot 8 \times 10^{19} \text{ cm}^{-3}} \\
 &= 1.3 \text{ nm}
 \end{aligned}$$

Spring 2003

EE130 Lecture 23, Slide 5

$$(b) \quad W_{poly} = \sqrt{\frac{2\epsilon_{Si} V_{poly}}{qN_{poly}}}$$

$$V_{poly} = qN_{poly} W_{poly}^2 / 2\epsilon_{Si} = 0.11 \text{ V}$$

$$(c) \quad V_G = V_{FB} + 2\psi_B + V_{ox} + V_{poly}$$

$$V_{FB} = -\left[\frac{E_G}{2q} + \frac{kT}{q} \ln\left(\frac{N_A}{n_i}\right) \right] = -0.98 \text{ V}$$

$$V_G = -0.98 \text{ V} + 0.84 \text{ V} + 1 \text{ V} + 0.11 \text{ V} = 0.97 \text{ V}$$


Is the loss of 0.11V significant?

Spring 2003

EE130 Lecture 23, Slide 6

Inversion-Layer Thickness T_{inv}

The average inversion-layer location below the Si/SiO₂ interface is called the *inversion-layer thickness*, T_{inv} .




Spring 2003

EE130 Lecture 23, Slide 7

Electrical Oxide Thickness, T_{oxe}

$$T_{oxe} = t_{ox} + \frac{W_{poly}}{3} + \frac{T_{inv}}{3} \quad \text{at } V_G = V_{dd}$$



$(V_G + V_T)/T_{ox}$ can be shown to be the average electric field in the inversion layer. T_{inv} of holes is larger than that of electrons because of the difference in effective masses.


Spring 2003

EE130 Lecture 23, Slide 8

Effective Oxide Capacitance

$$T_{oxe} = t_{ox} + W_{poly}/3 + T_{inv}/3$$

$$Q_{inv} = C_{oxe} (V_G - V_T)$$



Spring 2003

EE130 Lecture 23, Slide 9

V_T Adjustment by Ion Implantation

- In modern IC fabrication processes, the threshold voltages of MOS transistors are adjusted by ion implantation:
 - A relatively small dose N_I (units: ions/cm²) of dopant atoms is implanted into the near-surface region of the semiconductor
 - When the MOS device is biased in depletion or inversion, the implanted dopants add to the dopant-ion charge near the oxide-semiconductor interface.


$$\Delta V_T = -\frac{qN_I}{C_{ox}} \quad \begin{array}{l} N_I > 0 \text{ for donor atoms} \\ N_I < 0 \text{ for acceptor atoms} \end{array}$$

Spring 2003

EE130 Lecture 23, Slide 10

V_T Adjustment by Back Biasing

- In some IC products, V_T is dynamically adjusted by applying a back bias:
 - When a MOS capacitor is biased into inversion, a pn junction exists between the surface and the bulk.
 - If the inversion layer contacts a heavily doped region of the same type, it is possible to apply a bias to this pn junction



- V_G biased so surface is inverted
- Inversion layer contacted by N+ region
- Bias V_C applied to channel
 - Reverse bias $V_B - V_C$ applied btwn channel & body

Spring 2003

EE130 Lecture 23, Slide 11

Effect of V_{CB} on V_s , V_T


- Application of reverse bias -> non-equilibrium
 - 2 Fermi levels (one for n-region, one for p-region)
 - Separation = qV_{BC} → V_s increased by V_{CB}
- Reverse bias widens W_d , increases Q_{dep}
 - Q_{inv} decreases with increasing V_{CB} , for a given V_{GB}

$$V_T = V_{FB} + V_C + 2\psi_B + \frac{\sqrt{2qN_A\epsilon_{Si}(2\psi_B + V_{CB})}}{C_{ox}}$$

Spring 2003

EE130 Lecture 23, Slide 12

Invention of the Field-Effect Transistor



In 1935, a British patent was issued to Oskar Heil.
A working MOSFET was not demonstrated until 1955.


Spring 2003

EE130 Lecture 23, Slide 13

Modern Field Effect Transistor (FET)

- An electric field is applied normal to the surface of the semiconductor (by applying a voltage to an overlying electrode), to modulate the conductance of the semiconductor
- Modulate drift current flowing between 2 contacts (“source” and “drain”) by varying the voltage on the “gate” electrode

N-channel MOSFET:




Spring 2003

EE130 Lecture 23, Slide 14

MOSFET I - V Characteristic

Basic n-channel MOSFET structure and I - V characteristics




What is desirable: large I_{on} , small I_{off}

Spring 2003


EE130 Lecture 23, Slide 15

Two ways of representing a MOSFET:

Circuit Symbol




Simple Switch



Spring 2003

EE130 Lecture 23, Slide 16



Enhancement Mode vs. Depletion Mode



Spring 2003

EE130 Lecture 23, Slide 17

N-channel vs. P-channel




- | | |
|--|--|
| <ul style="list-style-type: none"> • For current to flow, $V_{GS} > V_T$ • Enhancement mode: $V_T > 0$ • Depletion mode: $V_T < 0$ <ul style="list-style-type: none"> – Transistor is ON when $V_G = 0V$ | <ul style="list-style-type: none"> • For current to flow, $V_{GS} < V_T$ • Enhancement mode: $V_T < 0$ • Depletion mode: $V_T > 0$ <ul style="list-style-type: none"> – Transistor is ON when $V_G = 0V$ |
|--|--|

Spring 2003


EE130 Lecture 23, Slide 18

Complementary MOSFETs (CMOS)




When $V_g = V_{dd}$, the NFET is on and the PFET is off.
When $V_g = 0$, the PFET is on and the NFET is off.

CMOS Inverter



A CMOS inverter is made of a PFET *pull-up device* and a NFET *pull-down device*.

CMOS Logic Gates



This two-input NAND gate and many other logic gates are extensions of the basic inverter.