A Power Efficient and Fast Transient Response Low Drop-Out Regulator in Standard CMOS Process

Chung-Wei Lin and Yen-Jen Liu M130, STC/Industrial Technology Research Institute Bldg. 11, No. 195, Sec. 4, Chung Hsing Road Chutung, Hsinchu Taiwan, R.O.C.

ABSTRACT

A low drop out regulator (LDO), which can adaptively change **Amplifier** Buffer by Buffer Buffer Buffer Amplifier Buffer Buffer Amplifier Buffer driving current to the PMOS gate and have a fast transient response time, is proposed in this paper. As we know, LDO circuits have to provide a regulated output voltage regardless of input voltage transient test will test the transient behavior of changing output loading. In order to get a good performance in a load transient testing,

a buffer with current driving capability is usually added in front of $\sum_{k=1}^{\infty}$ Resr

PMOS gate to make the transient response faster. This bu PMOS gate to make the transient response faster. This buffer needs to drive the PMOS gate, and it will consume a few quiescent current in LDO circuits. This static quiescent current will occupy ^a few percentage of power consumption of LDO circuits at ^a light load condition, and the efficiency of the LDO at ^a light load condition will be very poor. In this paper, we proposed ^a new architecture of LDO, which can adaptively change the driving current of the buffer to the Fig. 1 General LDO architecture PMOS gate. Then we can improve the efficiency of the LDO up to 10% at light load condition. Meanwhile, we can have a fast transient 100 response time. The load transient response time from ImA to 138mA is about 2us, which is faster than other reference designs. This chip is manufactured in 0.35um standard CMOS process, and it consumes 80 24uA in a light load condition.

I. INTRODUCTION
held and portable devices, low drop out $\frac{8}{5}$ so
used extensively because they can provide a In modern hand-held and portable devices, low drop out $\frac{5}{6}$ 50 regulators (LDO) are used extensively because they can provide a $\frac{3}{40}$ / $\frac{7}{40}$ / $\frac{7}{40}$ / $\frac{7}{40}$ / $\frac{7}{40}$ regulated output voltage, which is not affected by input voltage changes, output loading variation and other environmental 30 disturbances. LDO circuits not only can provide ^a stable output voltage with good noise performance but also consume less power 20 consumption than switching regulators. They are used in many applications such like cellular phones, PDA, and other portable 10 devices, and they are usually important components in power management circuits and systems. $\frac{10^{-3}}{10^{-5}}$ 10^{-4} 10^{-3} 10^{-2} 10^{-1}

Although LDO circuits have such many advantages, they $\frac{Fig. 2 \text{ Comparison}}{1000}$ counter several problems in their design and implementation. The and proposed LDO encounter several problems in their design and implementation. The first one is the stability problem. Because of the low drop out voltage, η_1 : general LDO; η_2 : proposed LDO ^a standard architecture, as illustrated in Fig.1, will use ^a PMOS transistor to be the power device. Then it will induce a significant In [2], an emitter follower buffer with an npn bipolar transistor is pole and cause complexity to compensate the frequency response. In used to drive the PMOS gate. However, it needs to be implemented [1], a solution, which uses a VCCS circuit to generate an additional in BiCMOS process to [1], a solution, which uses a VCCS circuit to generate an additional in BiCMOS process to get an npn bipolar transistor. If we replace the zero to compensate the frequency response, was proposed. By npn transistor with a N zero to compensate the frequency response, was proposed. By npn transistor with a NMOS transistor, we will encounter the worse utilizing this topology, we can add an extra zero in frequency driving ability and the voltage response and promote the phase margin of the loop response. propose ^a LDO architecture that can adaptively change the bias PMOS so as to get a fast transient response. The gate capacitance of efficiency of the LDO at a light load condition without degrading the PMOS will also induce a significant pole and degrade the stability. transient response time. Therefore, we need ^a buffer to keep this significant pole far away from the dominant pole. Then this buffer will consume significant power consumption at a light load condition.

driving ability and the voltage headroom problem. In this paper, we However, ^a buffer is still needed to drive the gate capacitance of current with the loading condition. Then we can improve the

Fig. 3 Proposed LDO architecture

Fig. 4 Quiescent current vs. output current

The general efficiency equation is

$$
\eta_1 = \frac{I_o \bullet V_o}{I_o \bullet V_o + I_o \bullet (Vdd - Vo) + I_q * Vdd} \times 100\%
$$

Where Io is the output current, Vo is the output voltage, Vdd is the input supply voltage, Iq is the internal quiescent current.

In this design, we let $I_q = K_I \bullet I_o + I_{q,base}$ to accomplish the behavior of changing bias current with load current, where KI and $I_{q,base}$ are constant factors. Then we can modify the original equation into the following equation.

$$
\eta_2 = \frac{I_o \bullet V_o}{I_o \bullet V_o + I_o \bullet (Vdd - Vo) + (K_I I_o + I_{a,base}) * Vdd} \times 100\%
$$

If we assume a typical condition that is Vdd=3.6V, Vo=2.5V, Iq=120uA, K_I=0.01, I_{q,base}=50uA, we can then get the simulation results, which are illustrated in Fig. 2. As Fig. 2 described, we can know that the efficiency at a light load condition will be improved to about 10% by using the proposed topology.

The detailed descriptions about the proposed topology will be explained in the following section.

Fig. 5 Small signal analysis by signal flow graph topology

II. CIRCUIT TOPOLOGY

The proposed LDO regulator is shown in Fig. 3. As illustrated in Fig. 3, the LDO is comprised of an error amplifier, a mirror stage (M1-M6), a power transistor (M_{PW}), feedback resistors, and an output capacitor. The mirror stage can keep the bias current of the mirror stage proportional to the output current. As Fig. 3 described, The current I_{M1} is equal to $K_1 \times I_0$, and the quiescent current of the LDO can be written as $I_q = K_I \times I_Q + I_{q,base}$, where the $I_{q,base}$ is a constant factor.

Therefore the power loss resulted from $I_q \times V_{DD}$ can be decreased when Io goes low. However, the equation also shows that I_q will become large when Io goes high. Then the large quiescent current can possibly degrade the efficiency of the LDO in a heavy load condition. Fortunately, from the equation of η_2 , IoxVo becomes dominant when Io goes high. Then the power loss resulted from $I_q \times V_{DD}$ will not degrade the efficiency a lot, just as the right side of Fig. 2 illustrated.

The loop response of the proposed LDO is analyses by signal flow graph method [3], which is depicted in Fig. 5. The transfer function can be written as

$$
\frac{V_O}{V_{IN}} = \frac{A(s)}{1 + A(s)\beta(s)}
$$

, Where

$$
A(s) = \frac{gm_E}{\frac{1}{r_{OE}} + sC_1} \cdot \frac{gm_1}{gm_5 + sC_{PW}} \cdot \frac{1}{\frac{1}{R_L} + \frac{1}{R_1 + R_2} + sC_L - s\frac{R_1}{R_1 + R_2}C_{CS}}}
$$
\n
$$
\beta(s) = \frac{1 + sR_2C_{CCS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)} + sR_2C_{CS}}{1 + \frac{R_2}{R_1}} \qquad \text{vs. } \beta(s) = \frac{\frac{1}{\beta(s)}}{1 + \frac{R
$$

With the assumption of $A \beta \gg 1$, we can know the DC characteristic Fig. 8 VCCS Schematics

is
$$
\frac{V_O}{V_{IN}} = 1 + \frac{R_2}{R_1}
$$

Then we can design the desired output voltage by selecting proper resistor values of R₁ and R₂.

From the equation of the loop response A(s) β (s), we can know resistor values of R₁ and R₂.

From the equation of the loop response $A(s) \beta(s)$, we can know that this loop contains three poles and ¹ zero. They are described as follows. 0.5

\n
$$
\text{pole}_1 \sim \frac{1}{2\pi} \frac{1}{R_L \|(R_1 + R_2)\| C_L}
$$
\n

\n\n $\text{(Assume } C_L >> \frac{R_1}{R_1 + R_2} C_{CCS}$ \n

\n\n $\text{pole}_2 \sim \frac{1}{2\pi} \frac{1}{r_{OE} C_1}$ \n

\n\n $\text{pole}_3 \sim \frac{1}{2\pi} \frac{gm_5}{C_{PW}}$ \n

\n\n $\text{zero}_1 \sim \frac{1}{2\pi} \frac{1}{R_2 C_{CCS}}$ \n

\n\n Fig. 9 N \n

Then we can design the frequency response of the LDO. We let **III. MEASUREMENT RESULTS** the pole₁ be the donminant pole and let pole₂ be the non-donminant pole. Zero₁ is designed to be higher than pole₂ to compensate the This chip is implemented in 0.35um 2P4M CMOS process. The poles the proposed LDO is 2.5V. The measured line phase margin. The designed values are R₁=

Fig. 7, and the bias current of the error amplifier is about 5uA. The

Fig. 9 Measured line regulation characteristic

schematics of VCCS circuits [1] are described in Fig. 8. Here we let Here we neglect the zero generated by ESR of C_L .
Ic $2=2*I_{C}$ =1.4uA, and the effective compensation capacitance=7.6pF.

phase margin. The designed values are R₁=113.25k Ω , R₂=120k Ω , output voltage of the proposed LDO is 2.5V. The measured line
C₁=1₁₁E Cecs=7.6pE C₁=4.8pE r₂₁=1.62MO and R₁ is from 16.67 regulation charact C_L =1uF, Cccs=7.6pF, C_l =4.8pF, r_{OE} =1.62M Ω , and R_L is from 16.67 regulation characteristic is depicted in Fig. 9. As Fig. 9 described, the control of the range of VDD from 2.7V to Ω to 2.5k Ω . Finally we can get a stable loop response. The phase $5.5V$, and the line regulation error is about $\pm 0.088\%$ /V. The load margin are 60° at I_L =150mA and 28° at I_L =1mA. The simulation transient response is shown in Fig. 11 and Fig. 12. The load transient response is shown in Fig. 12. The load transient response is shown in Fig. 12. The lo regulation error is about $20m\overline{V}$ from 1mA to 138mA, and the transient response time is about 2us, which is faster than other The detailed transistor sizes of the error amplifier are shown in reference designs. The die photo is illustrated in Fig. 13. The $\frac{1}{2}$ summary table is illustrated in Tabel I. This chip consumes 24uA quiescent current excluding bandgap reference circuits.

Fig. 11 Load transient testing $@$ IL=1mA-138mA, VDD=5.5V

Fig. 12. Measured transient response time $@$ IL=1mA-138mA, VDD=3V

Fig. 13 Die photo

 $@$ IL=1mA-138mA, VDD=3V In this paper, we proposed a new architecture to improve the power efficiency and transient response time of the LDO. By the proposed topology, the efficiency at a light load condition can be improved to about 10% , and the achieved transient response time is 2us, which is faster than other reference designs. This chip is manufactured in ^a low cost 0.35um CMOS process and consumes 24uA excluding bandgap reference circuit.

Tabel I. Summary Table

	Parameter	Ref[1]	[Ref [2]	This work
	Process	CMOS	BiCMOS	CMOS
	Vddin	3.3V	$1.2V - 5V$	$2.7V - 5.5V$
	Vout	2.8V	1.2V	2.5V
M 40.0µs 12.5MS/s 80.0ns/pt A Ch1 / -20.0mV	I0	$1mA-100mA$	$10-50mA$	$1mA-138mA$
	Iquiescent $@$ Io=1mA	125uA	23uA	24uA
	Response time 25us		50 _{us}	2us
		Io=1-40mA	$Io=0-50mA$	$Io=1-138mA$

REFERENCES

- [1] Chaitanya K. Chava and Jose Silva-Martinez, "A Frequency Compensation Scheme for LDO Voltage Regulators", IEEE Transactions on Circuit and Systems-I: Regular Papers, VOL. 51, No. 6, pp. 1041-1050, June 2004.
- [2] Gabriel A. Rincon-Mora and Phillip B. Allen, "A Low-Voltage, Low Quiescent Current, Low Drop-Out Regulator", IEEE Journal of Solid-State Circuits, VOL. 33, No. 1, pp. 36- 44, Jan. 1998.
- [3] Khoman Phang, "CMOS Optical Preamplifier Design Using Graphical Circuit Analysis", P.H.D. Thesis, University of A CANSAN ALLET A Toronto in Canada, pp. 74-107, 2001