cadence

PSpice A/D Reference Guide

Product Version 16.6 October 2012

1991–2012 Cadence Design Systems, Inc. All rights reserved.

Portions © Apache Software Foundation, Sun Microsystems, Free Software Foundation, Inc., Regents of the University of California, Massachusetts Institute of Technology, University of Florida*.* Used by permission. Printed in the United States of America.

Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Product PSpice contains technology licensed from, and copyrighted by: Apache Software Foundation, 1901 Munsey Drive Forest Hill, MD 21050, USA © 2000-2005, Apache Software Foundation. Sun Microsystems, 4150 Network Circle, Santa Clara, CA 95054 USA © 1994-2007, Sun Microsystems, Inc. Free Software Foundation, 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA © 1989, 1991, Free Software Foundation, Inc. Regents of the University of California, Sun Microsystems, Inc., Scriptics Corporation, © 2001, Regents of the University of California. Daniel Stenberg, © 1996 - 2006, Daniel Stenberg. UMFPACK © 2005, Timothy A. Davis, University of Florida, (davis@cise.ulf.edu). Ken Martin, Will Schroeder, Bill Lorensen © 1993-2002, Ken Martin, Will Schroeder, Bill Lorensen. Massachusetts Institute of Technology, 77 Massachusetts Avenue, Cambridge, Massachusetts, USA © 2003, the Board of Trustees of Massachusetts Institute of Technology. All rights reserved.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522.

Open SystemC, Open SystemC Initiative, OSCI, SystemC, and SystemC Initiative are trademarks or registered trademarks of Open SystemC Initiative, Inc. in the United States and other countries and are used with permission.

All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

[1](#page-26-0)

[2](#page-130-0)

[3](#page-342-0)

$\overline{4}$

Before you begin

Overview

This manual contains the reference material needed when working with special circuit analyses in PSpice.

Included in this manual are detailed command descriptions, start-up option definitions, and a list of supported devices in the digital and analog device libraries.

This manual has comprehensive reference material for all of the PSpice circuit analysis applications, which include:

- PSpice A/D
- PSpice

This manual assumes that you are familiar with Microsoft Windows, including how to use icons, menus and dialog boxes. It also assumes you have a basic understanding about how Windows manages applications and files to perform routine tasks, such as starting applications and opening and saving your work. If you are new to Windows, please review your Microsoft Windows User's Guide*.*

Typographical conventions

This manual generally follows the conventions used in the Microsoft Windows User's Guide. Procedures for performing an operation are generally numbered with the following typographical conventions.

Command syntax formats

The following table provides the command syntax formats.

Numeric value conventions

The numeric value and expression conventions in the following table not only apply to the PSpice [Commands on page 27,](#page-26-9) but also to the device declarations and interactive numeric entries described in subsequent chapters.

Literal numeric values are written in standard floating point notation. PSpice applies the default units for the numbers describing the component values and electrical quantities. However, these values can be scaled by following the number using the appropriate scale suffix as shown in the following table.

1. Clock cycle varies and must be set where applicable.

Numeric expression conventions

Numeric values can also be indirectly represented by parameters; see the [".PARAM \(parameter\)" on page 80](#page-79-1) command. Numeric values and parameters can be used together to form arithmetic expressions. PSpice expressions can incorporate the intrinsic functions shown in the following table.

The Function column lists expressions that PSpice and PSpice A/D recognize. The Meaning column lists the mathematical definition of the function. There are also some differences

between the intrinsic functions available for simulation and those available for waveform analysis. Refer to your *PSpice User's Guide* for more information about waveform analysis.

Before you begin

Before you begin

Before you begin

1. Most numeric specifications in PSpice allow for arithmetic expressions. Some exceptions do exist and are summarized in your *PSpice User's Guide*. There are also some differences between the intrinsic functions available for simulation and those available for waveform analysis. Refer to your *PSpice User's Guide* for more information about waveform analysis.

Expressions can contain the standard operators as shown in the following table.

Before you begin

Command line options

Command files

A command file is an ASCII text file which contains a list of commands to be executed. A command file can be specified in multiple ways:

- at the command line when starting PSpice, Stimulus Editor, or the Model Editor,
- by choosing Run Commands from the File menu and entering a command file name (for PSpice and Stimulus Editor only)

The command file is read by the program and all of the commands contained within the file are performed. When the end of the command file is reached, commands are taken from the keyboard and the mouse. If no command file is specified, all of the commands are received from the keyboard and mouse.

The ability to record a set of commands can be useful when using PSpice, the Model Editor, and Stimulus Editor. This is especially useful in PSpice, if you are repeatedly doing the same simulation and looking at the same waveform with only slight changes to the circuit before

each run. It can also be used to automatically create hardcopy output at the end of very long (such as overnight) simulation runs.

Creating and editing command files

You can create your own command file using a text editor (such as Notepad). In PSpice and Stimulus Editor, you can choose Log Commands from the File menu (see [Log files on](#page-19-0) [page 20](#page-19-0) for an example) to record a list of transactions in a log file, then choose Run Commands from the File menu to run the logged file.

Note: After you activate cursors (from the Tools menu, choose Cursor), any mouse or keyboard movements that you make for moving the cursor will not be recorded in the command file.

If you choose to create a command file using a text editor, note that the commands in the command file are the same as those available from the keyboard with these differences:

- The name of the command or its first capitalized letter can be used.
- \blacksquare Any line that begins with an $*$ is a comment.
- Blank lines are ignored, therefore, they can be added to improve the readability of the command file.
- The commands @CR, @UP, @DWN, @LEFT, @RIGHT, and @ESC are used to represent the \leq Enter $>$, \leq \uparrow , \leq \downarrow , \leq \leftrightarrow , \leq \to , and \leq Esc $>$ keys, respectively.
- The command PAUSE causes PSpice, the Model Editor, or Stimulus Editor to wait until any key on the keyboard is pressed. In the case of PSpice, this can be useful to examine a waveform before the command file draws the next one.

The commands are one to a line in the file, but comment and blank lines can be used to make the file easier to read.

Assuming that a waveform data file has been created by simulating the circuit α _{ample}.dsn, you can manually create a command file (using a text editor) called example.cmd which contains the commands listed below. This set of commands draws a waveform, allows you to look at it, and then exits PSpice.

```
* Display trace v(out2) and wait
Trace Add
v(out2)
Pause
* Exit Probe environment
File Exit
```
See [Simulation command line specification format on page 23](#page-22-0) and [Specifying simulation](#page-24-0) [command line options on page 25](#page-24-0) for specifying command files on the simulation command

line. See [Simulation command line specification format on page 23](#page-22-0) and [Specifying simulation](#page-24-0) [command line options on page 25](#page-24-0) for details on specifying the /C or -c option for PSpice.

Note: The Search Commands feature is a Cursor option for positioning the cursor at a particular point. You can learn more about Search Commands by consulting PSpice Help.

Log files

Instead of creating command files by hand, using a text editor, you can generate them automatically by creating a log file while running PSpice, the Model Editor, or Stimulus Editor. While executing the particular package, all of the commands given are saved in the log file. The format of the log file is correct for use as a command file.

To create a file in PSpice or Stimulus Editor, from the File menu, choose Log Commands and enter a log file name. This turns logging on. Any action taken after starting Log Commands is logged in the named file and can be run in another session by choosing Run Commands.

Note: Some comands might not be added to the log file.

You can also create a log file for PSpice, Stimulus Editor, or the Model Editor by using the /l or -l option at the command line. For example:

PSPICE /L EXAMPLE.LOG

Of course, you can use a name for the log file that is more recognizable, such as $a_{\text{cplots,cmd}}$ (to PSpice and Stimulus Editor, the file name is any valid file name for your computer).

Note: You can use either (*I*) or (-) as separators, and file names can be in upper or lower case.

Editing log files

After PSpice, the Model Editor, or Stimulus Editor is finished, the log file is available for editing to customize it for use as a command file. You can edit the following items:

- Add blank lines and comments to improve readability (perhaps a title and short discussion of what the file does).
- Add the Pause command for viewing waveforms before proceeding.
- Remove the Exit command from the end of the file, so that PSpice, the Model Editor, and Stimulus Editor do not automatically exit when the end of the command file is reached.

You can add or delete other commands from the file or even change the file name to be more recognizable. It is possible to build onto log files, either by using your text editor to combine

files or by running PSpice, the Model Editor, and Stimulus Editor with both a command and log file:

PROBE /C IN.CMD /L OUT.LOG

The file in.cmd gives the command to PSpice, and PSpice saves the (same) commands into the out. log file. When in.cmd runs out of commands, and PSpice is taking commands from the keyboard, these commands also go into the $_{\text{out.log}}$ file.

To log commands in PSpice

Use command logging in PSpice to record and save frequently used actions to a command file. Command files are useful when you need to remember the steps taken in order to display a set of waveforms for any given data file.

- **1.** From the File menu, choose Log Commands.
- **2.** In the Log File Name text box, type 2traces, then click OK.

A check mark appears next to Log Command to indicate that logging is turned on.

- **3.** From the File menu, choose Open.
- **4.** Select example.dat (located in the examples directory), then click OK.
- **5.** From the *Trace* menu, choose Add.
- **6.** Select V(OUT1) and V(OUT2), then click OK.
- **7.** From the File menu, choose Log Commands to turn command logging off.

The check mark next to the command disappears. Subsequent actions performed are not logged in the command file.

You can view the command file using an ASCII text editor, such as Notepad. Command files can be edited or appended, depending on the types of commands you want to store for future use. The file $2t$ races.cmd should look as shown below (with the exception of a different file path).

```
*Command file created by Probe - Wed Apr 17 10:33:55
    File Open
    /Cadence/probe/example.dat
    OK
    Trace Add
    V(OUT1) V(OUT2)
    OK
```
To run the command log

- **1.** From the File menu, choose Run Command.
- **2.** Select 2traces.cmd, then click OK.

The two traces appear.

Before you begin

Simulation command line specification format

The format for specifying command line options for PSpice and PSpice A/D are as follows.

pspice [options] [input file(s)]

Where:

options

One or more of the options listed in Simulation command line options on page 23. Options can be entered using the dash (-) or slash (/) separator.

input file

Specifies the name of a circuit file for PSpice or PSpice A/D to simulate after it starts. The input file can be a simulation file $(. \sin, . \sin, . \text{net})$, data files $($. dat), output files $($. out), or any files $(*$. $*)$. PSpice opens any files whose extension PSpice does not recognize as a text file.

You can specify multiple input files, but if the output file or data file options are specified, they apply only to the first specified input file.

The input file name can include wildcard characters (* and ?), in which case all file names matching the specification are simulated.

Table 1-1 Simulation command line options

Option Description

-bf*<flush interval>* Determines how often (in minutes) the simulator will flush the buffers of the waveform data file to disk. This is useful when a long simulation is left running and the machine crashes or is restarted. In this case, the data file will be readable up to the last flush. The default is to flush every 10 minutes. The <flush interval> can be set between 0 and 1440 minutes. A value of zero means not to write unless necessary.

Before you begin

Table 1-1 Simulation command line options

Before you begin

Table 1-1 Simulation command line options

Specifying simulation command line options

The command line options can be separated by spaces or in a continuous string, therefore:

-c makeplot.cmd -p newamp.prb -cmakeplot.cmd-pnewamp.prb

are equivalent. The order of the options does not matter.

The command line options that use *<file name>* assume default extensions. These command line options can be used without specifying the extension to *<file name>*. For example:

-c makeplot -p newamp -c makeplot.cmd -p newamp.prb

are equivalent. However, PSpice searches first for the exact *<file name>* specified for these command line options, and if that *<file name>* exists, PSpice uses it. If the exact *<file name>* does not exist, PSpice adds default extensions to *<file name>* and searches for those. The following default extensions are used:

PSpice Reference Guide Before you begin

Note: You can learn more about PSpice macros by consulting PSpice Help.

Commands

In this Chapter

Standard analyses

.AC [\(AC analysis\) on page 32](#page-31-0) .DC [\(DC analysis\) on page 37](#page-36-0) .FOUR [\(Fourier analysis\) on page 47](#page-46-0) .NOISE [\(noise analysis\) on page 67](#page-66-0)

Output control

.PLOT [\(plot\) on page 82](#page-81-0) .PRINT [\(print\) on page 84](#page-83-0) .PROBE [\(Probe\) on page 86](#page-85-0)

Simple multi-run analyses

.STEP [\(parametric analysis\) on page 99](#page-98-0) .TEMP [\(temperature\) on page 109](#page-108-0)

Circuit file processing

.END [\(end of circuit\) on page 44](#page-43-0) .FUNC [\(function\) on page 48](#page-47-0) .INC [\(include file\) on page 50](#page-49-0)

Statistical analyses

Device modeling

[.SUBCKT \(subcircuit\) on page 105](#page-104-0) [.ENDS \(end subcircuit\) on page 45](#page-44-0) [.DISTRIBUTION](#page-40-0) (user[defined distribution\) on page 41](#page-40-0)

.OP [\(bias point\) on page 70](#page-69-0) .SENS [\(sensitivity analysis\) on page 98](#page-97-0) .TF [\(transfer\) on page 112](#page-111-0) .TRAN [\(transient analysis\) on page 113](#page-112-0)

.VECTOR [\(digital output\) on page 116](#page-115-0) .WATCH [\(watch analysis results\) on](#page-118-0) [page 119](#page-118-0)

.LIB [\(library file\) on page 51](#page-50-0) .PARAM [\(parameter\) on page 80](#page-79-0)

MC [\(Monte Carlo analysis\) on page 54](#page-53-0) *WCASE* [\(sensitivity/worst-case analysis\)](#page-120-0) **[on page 121](#page-120-0)**

> **.MODEL [\(model definition\) on page 58](#page-57-0) [.SUBCKT \(subcircuit\) on page 105](#page-104-0)**

1

Commands

Command reference for PSpice and PSpice A/D

Schematics users enter analysis specifications through the Analysis Setup dialog box (from the Analysis menu, select Setup).

Commands

PSpice Reference Guide Commands

.AC (AC analysis)

Arguments and options

<sweep type> Must be LIN, OCT, or DEC, as described below.

<points value>

Specifies the number of points in the sweep, using an integer.

<start frequency value> <end frequency value> The end frequency value must not be less than the start frequency value, and both must be greater than zero. The whole sweep must include at least one point. If a group delay (G suffix) is specified as an output, the frequency steps must be close enough together that the phase of that output changes smoothly from one frequency to the next. Calculate group delay by subtracting the phases of successive outputs and dividing by the frequency increment.

Comments A **PRINT** [\(print\) on page 84,](#page-83-0) **PLOT** [\(plot\) on page 82](#page-81-0), or .PROBE [\(Probe\) on page 86](#page-85-0) command must be used to get the results of the AC sweep analysis.

> AC analysis is a linear analysis. The simulator calculates the frequency response by linearizing the circuit around the bias point.

All independent voltage and current sources that have AC values are inputs to the circuit. During AC analysis, the only independent sources that have nonzero amplitudes are those using AC specifications. The SIN specification does not count, as it is used only during transient analysis.

To analyze nonlinear functions such as mixers, frequency doublers, and AGC, use **.TRAN** [\(transient analysis\).](#page-112-0)

.ALIASES, .ENDALIASES (aliases and endaliases)

The first alias definition shown in the example allows the name RBIAS to be used as an alias for R_RBIAS, and it relates pin 1 of device R_RBIAS to node \$N_0001 and pin 2 to VDD.

The last alias definition equates net name OUT to node name \$N_0007.

.AUTOCONVERGE (Autoconvergence of simulations)

<option n> can be any one or more of the options ITL1, ITL2, ITL4, RELTOL, ABSTOL, VNTOL, or PIVTOL. PSpice will modify the specified options to achieve convergence of simulations.

<relaxed value> The relaxed limit for the option.

<restart=0>

Restarts simulation with relaxed value from T=0 when convergence is not achieved with relaxed value at the end of the current simulation run.

Comments The *<relaxed value>* must be more relaxed then the normal limit.

Commands

.CHKPT (Generate CheckPoints)

Arguments and options

<checkpoint_name>

Specifies the name of the CheckPoint.

time_interval_type

Can be any one of:

- SINT : Specifies simulation time interval
- **RINT: Specifies real time interval**
- TP: Specifies time points

time_interval_value

The time interval in seconds.

TSTEP *<timestep>*

Specifies the time step to be used, where:

❑ 0 generates checkpoints closest to default time step of PSpice engine

and

❑ 1 generates checkpoints at user specified time points.

<RESTART=n>

where RESTART=0 means CheckPoint Restart is off and RESTART=1 means it is on. RESTART=1 is the default.
.DC (DC analysis)

Purpose The .DC command performs a linear, logarithmic, or nested DC sweep analysis on the circuit. The DC sweep analysis calculates the circuit's bias point over a range of values for <sweep variable name>.

Sweep type The sweep can be linear, logarithmic, or a list of values.

Linear sweep

Arguments and options

<start value> Can be greater or less than *<end value>*: that is, the sweep can go in either direction.

<increment value> The step size. This value must be greater than zero. **Comments** The sweep variable is swept linearly from the starting to the ending value.

The keyword LIN is optional.

Logarithmic sweep

Examples .DC DEC NPN QFAST(IS) 1E-18 1E-14 5

Arguments and options

<logarithmic sweep type> Must be specified as either DEC (to sweep by decades) or OCT (to sweep by octaves).

<start value> Must be positive and less than <end value>.

<points value>

The number of steps per octave or per decade in the sweep. This value must be an integer.

Comments Either OCT or DEC must be specified for the *<logarithmic sweep type>*.

PSpice Reference Guide Commands

Nested sweep

Arguments and options

<sweep variable name>

After the DC sweep is finished, the value associated with *<sweep variable name>* is set back to the value it had before the sweep started. The following items can be used as sweep variables in a DC sweep:

Comments For a nested sweep, a second sweep variable, sweep type, start, end, and increment values can be placed after the first sweep. In the nested sweep example, the first sweep is the inner loop: the entire first sweep is performed for each value of the second sweep.

When using a list of values, there are no start and end values. Instead, the numbers that follow the keyword LIST are the values that the sweep variable is set to.

The rules for the values in the second sweep are the same as for the first. The second sweep generates an entire **.PRINT (print)** [on page 84](#page-83-0) table or **PLOT** [\(plot\) on page 82](#page-81-0) plot for each value of the sweep. Probe displays nested sweeps as a family of curves.

.DISTRIBUTION (user-defined distribution)

Purpose The .DISTRIBUTION command defines a user distribution for tolerances, and is only used with Monte Carlo and sensitivity/worst-case analyses. The curve described by a .DISTRIBUTION command controls the relative probability distribution of random numbers generated by PSpice to calculate model parameter deviations.

General form DISTRIBUTION <name> (<deviation> <probability>)* **Examples** .DISTRIBUTION bi_modal (-1,1) (-.5,1) (-.5,0) (.5,0) $+$ $(.5,1)$ $(1,1)$.DISTRIBUTION triangular (-1,0) (0,1) (1,0)

Arguments and options

(*<deviation> <probability>*)

Defines the distribution curve by pairs, or corner points, in a piecewise linear fashion. You can specify up to 100 value pairs.

<deviation>

Must be in the range (-1,+1), which matches the range of the random number generator. No *<deviation>* can be less than the previous *<deviation>* in the list, although it can repeat the previous value.

<probability>

Represents a relative probability, and must be positive or zero.

Comments When using Schematics, several distributions can be defined by configuring an include file containing the .DISTRIBUTION command. For details on how to do this, refer to your *PSpice User's Guide*.

> If you are not using Schematics, a user-defined distribution can be specified as the default by setting the DISTRIBUTION parameter in the .OPTIONS [\(analysis options\)](#page-70-0) command.

Deriving updated parameter values

The updated value of a parameter is derived from a combination of a random number, the distribution, and the tolerance specified. This method permits distributions which have different excursions in the positive and negative directions. It also allows the use of one distribution even if the tolerances of the components are different so long as the general shape of the distributions are the same.

- **1.** Generate a <temporary random number> in the range (0, 1).
- **2.** Normalize the area under the specified distribution.
- **3.** Set the \le final random number > to the point where the area under the normalized distribution equals the <temporary random number>.
- **4.** Multiply this <final random number> by the specified tolerance.

Usage example

To illustrate, assume there is a 1.0 μ fd capacitor that has a variation of -50% to +25%, and another that has tolerances of -10% to +5%. Note that both capacitors' tolerances are in the same general shape, i.e., both have negative excursions twice as large as their positive excursions.

```
.distribution cdistrib (-1,1) (.5, 1) (.5, 0) (1, 0)
c1 1 0 cmod 11u
c2 1 0 cmod2 1u
.model cmod1 cap (c=1 dev/cdistrib 50%)
.model cmod2 cap (c=1 dev/cdistrib 10%)
```
The steps taken for this example are as follows:

- **1. Generate a** <temporary random value> of 0.3.
- **2.** Normalize the area under the cdistrib distribution (1.5) to 1.0.
- **3.** The <final random number> is therefore -0.55 (the point where the normalized area equals 0.3).
- **4.** For $c1$, this -0.55 is then scaled by 50%, resulting in -0.275; for $c2$, it is scaled by 10%, resulting in -0.055.

Note: Separate random numbers are generated for each parameter that has a tolerance unless a tracking number is specified.

PSpice Reference Guide Commands

.DMFACTOR

- **Purpose** The .DMFACTOR command sets the relative factor for minimum delta. This value specifies the relative value by which the minimum time step size is changed.
- General form .DMFACTOR <value>

Arguments and options

<value>

any value that is a factor of 10 and is less than or equal to 1, such as .1, .001, or .0001

Examples .DMFACTOR .1

In this example, if the default value of the minimum time step size is 10^{-18} , with .DMFACTOR .1 the minimum time step value will be 10^{-18} 10^{-19}

.END (end of circuit)

Purpose The .END command marks the end of the circuit. All the data and every other command must come before it. When the .END command is reached, PSpice does all the specified analyses on the circuit.

General form .END

- **Examples** * 1st circuit in file ... circuit definition .END * 2nd circuit in file ... circuit definition .END
- **Comments** There can be more than one circuit in an input file. Each circuit is marked by an .END command. PSpice processes all the analyses for each circuit before going on to the next one.

Everything is reset at the beginning of each circuit. Having several circuits in one file gives the same results as having them in separate files and running each one separately. However, all the simulation results go into one .OUT file and one .DAT file. This is a convenient way to arrange a set of runs for overnight operation.

Note: The last statement in an input file must be an .END command.

.ENDS (end subcircuit)

.EXTERNAL (external port)

Purpose External ports are provided as a means of identifying and distinguishing those nets representing the outermost (or peripheral), connections to the circuit being simulated. The external port statement .EXTERNAL applies only to nodes that have digital devices attached to them.

General form .EXTERNAL <*attribute*> <*node-name*>*

Arguments and options

<*attribute*> One of the keywords INPUT, OUTPUT, or BIDIRECTIONAL, describing the usage of the port.

<*node_name*> One or more valid PSpice A/D node names.

Comments When a node is included in a .EXTERNAL statement it is identified as a primary observation point. For example, if you are modeling and simulating a PCB-level description, you could place an .EXTERNAL (or its Capture symbol counterparts) on the edge pin nets to describe the pin as the external interface point of the network.

> PSpice recognizes the nets marked as .EXTERNAL when reporting any sort of timing violation. When a timing violation occurs, PSpice analyzes the conditions that would permit the effects of such a condition to propagate through the circuit. If, during this analysis, a net marked external is encountered, PSpice reports the condition as a Persistent Hazard, signifying that it has a potential effect on the externally visible behavior of the circuit.

For more information on Persistent Hazards, refer to your *PSpice User's Guide.*

Port specifications are inserted in the netlist by Capture whenever an external port symbol, EXTERNAL_IN, EXTERNAL_OUT, or EXTERNAL_BI is used. Refer to your *PSpice User's Guide* for more information.

.FOUR (Fourier analysis)

- **Purpose** Fourier analysis decomposes the results of a transient analysis into Fourier components.
- **General form** .FOUR <frequency value> [no. harmonics value] <output variable>

Examples .FOUR 10kHz V(5) V(6,7) I(VSENS3) .FOUR 60Hz 20 V(17) .FOUR 10kHz V([OUT1],[OUT2])

Arguments and options

<output variable>

An output variable of the same form as in a [.PRINT](#page-83-0) (print) command or [.PLOT](#page-81-0) (plot) command for a transient analysis.

<frequency value>

The fundamental frequency. Not all of the transient results are used, only the interval from the end, back to 1/*<frequency value>* before the end is used. This means that the transient analysis must be at least 1/ *<frequency value>* seconds long.

Comments The analysis results are obtained by performing a Fourier integral on the results from a transient analysis. The analysis must be supplied with specified output variables using evenly spaced time points. The time interval used is <*print step value*> in the .TRAN [\(transient analysis\)](#page-112-0) command, or 1% of the <*final time value*> (TSTOP) if smaller, and a 2nd-order polynomial interpolation is used to calculate the output value used in the integration. The DC component, the fundamental, and the 2_{nd} through 9_{th} harmonics of the selected voltages and currents are calculated by default, although more harmonics can be specified.

> A .FOUR command requires a .TRAN command, but Fourier analysis does not require .PRINT, .PLOT, or [.PROBE](#page-85-0) (Probe) commands. The tabulated results are written to the output file $(. \text{out})$ as the transient analysis is completed.

Note: The results of the .FOUR command are only available in the output file. They cannot be viewed in Probe.

.FUNC (function)

. FUNC MIN3 (A, B, C) {MIN $(A, MIN(B, C))$ }

General form . FUNC <name> $(\text{[arg]}*)$ $\{\text{}}$ **Examples** .FUNC E(x) {exp(x)} .FUNC DECAY(CNST) {E(-CNST*TIME)} .FUNC TRIWAV(x) {ACOS(COS(x))/3.14159}

Arguments and options

.FUNC

Does not have to precede the first use of the function name. Functions cannot be redefined and the function name must not be the same as any of the predefined functions (e.g., SIN and SQRT). See [Numeric expression conventions on page 13](#page-12-0) for a list of valid expressions. These arguments cannot be node names.

<body> Refers to other (previously defined) functions; the second example, DECAY, uses the first example, E.

[arg]

Specifies up to 10 arguments in a definition. The number of arguments in the use of a function must agree with the number in the definition. Functions can be defined as having no arguments, but the parentheses are still required. Parameters, TIME, other functions, and the Laplace variable **s** are allowed in the body of function definitions.

Comments The *<body>* of a defined function is handled in the same way as any math expression; it is enclosed in curly braces {}. Previous versions of PSpice did not require this, so for compatibility the *<body>* can be read without braces, but a warning is generated.

> **Note:** Creating a file of frequently used . FUNC definitions and accessing them using an .INC command near the beginning of the circuit file can be helpful. .FUNC commands can also be defined in subcircuits. In those cases they only have local scope.

.IC (initial bias point condition)

Purpose The .IC command sets initial conditions for both small-signal and transient bias points. Initial conditions can be given for some or all of the circuit's nodes.

> .IC sets the initial conditions for the bias point only. It does not affect a .DC [\(DC analysis\)](#page-36-0) sweep.

General form .IC < V(<node> [,<*node*>])=<value> >* .IC <I(<*inductor*>)=<*value*>>*

Examples .IC V(2)=3.4 V(102)=0 V(3)=-1V I(L1)=2uAmp .IC V(InPlus,InMinus)=1e-3 V(100,133)=5.0V

Arguments and options

<value>

A voltage assigned to *<node>* (or a current assigned to an inductor) for the duration of the bias point calculation.

Comments The voltage between two nodes and the current through an inductor can be specified. During bias calculations, PSpice clamps the voltages to specified values by attaching a voltage source with a 0.0002 ohm series resistor between the specified nodes. After the bias point has been calculated and the transient analysis started, the node is released.

> If the circuit contains both the .IC command and .NODESET [\(set approximate node voltage for bias point\)](#page-65-0) command for the same node or inductor, the .NODESET command is ignored (.IC overrides .NODESET).

Refer to your *PSpice User's Guide* for more information on setting initial conditions.

Note: An .IC command that imposes nonzero voltages on inductors cannot work properly, since inductors are assumed to be short circuits for bias point calculations. However, inductor currents can be initialized.

.INC (include file)

Examples .INC "SETUP.CIR" .INC "C:\LIB\VCO.CIR"

Arguments and options

<file name> Any character string that is a valid file name for your computer system.

Comments Including a file is the same as bringing the file's text into the circuit file. Everything in the included file is actually read in. The comments of the included file are then treated just as if they were found in the parent file.

> Included files can contain any valid PSpice statements, with the following conditions:

- The included files should not contain title lines unless they are commented.
- Included files can be nested up to 4 levels.

Note: Every model and subcircuit definition, even if not needed, takes up memory.

.LIB (library file)

Purpose The .LIB command references a model or subcircuit library in another file.

Arguments and options

[file_name] Any character string that is a valid file name for the computer system.

Comments Library files can contain any combination of the following:

- comments
- .MODEL [\(model definition\)](#page-57-0) commands
- subcircuit definitions (including the <u>SUBCKT (subcircuit)</u> command)
- .PARAM [\(parameter\)](#page-79-0) commands
- .FUNC [\(function\)](#page-47-0) commands
- .LIB commands

No other statements are allowed. For further discussion of library files, refer to your *PSpice User's Guide*.

If *[file_name]* is left off, all references point to the master library file, nom.lib. When a library file is referenced in Schematics, PSpice first searches for the file in the current working directory, then searches in the directory specified by the LIBPATH variable (set in PSpice.ini).

When any library is modified, PSpice creates an index file based on the first use of the library. The index file is organized so that PSpice can find a particular .MODEL or [.SUBCKT \(subcircuit\)](#page-104-0) quickly, despite the size of the library file.

Note: The index files have to be regenerated each time the library is changed. Because of this, it is advantageous to configure separately any frequently changed libraries.

PSpice Reference Guide Commands

Nom.lib normally contains references to all parts in the PSpice Standard Model Library. You can edit nom. lib to include your custom model references.

Commands

.LOADBIAS (load bias point file)

- **Purpose** The .LOADBIAS command loads the contents of a bias point file. It is helpful in setting initial bias conditions for subsequent simulations. However, the use of .LOADBIAS does not guarantee convergence.
- General form .LOADBIAS <file name> **Examples** .LOADBIAS "SAVETRAN.NOD" .LOADBIAS "C:\PROJECT\INIT.FIL"

Arguments and options

<*file name*> Any character string which is a valid computer system file name, but it must be enclosed in quotation marks.

Comments Normally, the bias point file is produced by a previous circuit simulation using the **SAVEBIAS** [\(save bias point to file\)](#page-93-0) command.

> The bias point file is a text file that contains one or more comment lines and a .NODESET [\(set approximate node voltage for bias point\)](#page-65-0) command setting the bias point voltage or inductor current values. If a fixed value for a transient analysis bias point needs to be set, this file can be edited to replace the .NODESET command with an .IC [\(initial bias point condition\)](#page-48-0) command.

> **Note:** Any nodes mentioned in the loaded file that are not present in the circuit are ignored, and a warning message will be generated.

> To echo the .LOADBIAS file contents to the output file, use the EXPAND option on the .OPTIONS [\(analysis options\)](#page-70-0) command.

.MC (Monte Carlo analysis)

General form

Arguments and options

<#runs value>

The total number of runs to be performed (for printed results the upper limit is 2,000, and for results to be viewed in Probe, the limit is 400).

<analysis>

Specifies at least one analysis type: .DC [\(DC analysis\)](#page-36-0), Table on [page 32](#page-31-0), or .TRAN [\(transient analysis\).](#page-112-0) This analysis is repeated in subsequent passes. All analyses that the circuit contains are performed during the nominal pass. Only the selected analysis is performed during subsequent passes.

<output variable>

Identical in format to that of a **PRINT** (print) output variable.

<function>

Specifies the operation to be performed on the values of *<output variable>* to reduce these to a single value. This value is the basis for the comparisons between the nominal and subsequent runs.The *<function>* can be any one of the following:

PSpice Reference Guide

Commands

Note: *<function>* and all [option]s (except for *<output type>*) have no effect on the Probe data that is saved from the simulation. They are only applicable to the output file.

[option]*

Can include zero or more of the following options:

1. If RANGE is omitted, then <function> is evaluated over the whole sweep range. This is equivalent to RANGE(*,*).

[SEED=value]

Defines the seed for the random number generator within the Monte Carlo analysis (*The Art of Computer Programming*, Donald Knuth, vol. 2, pg. 171, "subtractive method").

<value>

Must be an odd integer ranging from 1 to 32,767. If the seed value is not set, its default value is 17,533.

Note: For almost all analyses, the default seed value is adequate to achieve a constant set of results. The seed value can be modified within the integer value as required.

Comments The first run uses nominal values of all components. Subsequent runs use variations on model parameters as specified by the DEV and LOT tolerances on each .MODEL [\(model definition\)](#page-57-0) parameter.

> The other specifications on the .MC command control the output generated by the Monte Carlo analysis.

For more information on Monte Carlo analysis, refer to your *PSpice User's Guide*.

.MODEL (model definition)

Arguments and options

<model name>

The model name which is used to reference a particular model.

<reference model name>

The model types of the current model and the AKO (A Kind Of) reference model must be the same. The value of each parameter of the referenced model is used unless overridden by the current model, e.g., for QDR2 in the last example, the value of IS derives from QDRIV, but the values of BF and IKF come from the current definition. Parameter values or formulas are transferred, but not the tolerance specification. The referenced model can be in the main circuit file, accessed through a .INC command, or it can be in a library file; see *LIB [\(library file\)](#page-50-0)*.

<model type>

Must be one of the types outlined in the table that follows.

Devices can only reference models of a corresponding type; for example:

- A JFET can reference a model of types NJF or PJF, but not of type NPN.
- There can be more than one model of the same type in a circuit, although they must have different names.

Following the *<model type>* is a list of parameter values enclosed by parentheses. None, any, or all of the parameters can be assigned values. Default values are used for all unassigned parameters. The lists of parameter names, meanings, and default values are found in the individual device descriptions.

PSpice Reference Guide

[tolerance specification]

Appended to each parameter, using the format:

[DEV [track&dist] <value>[%]] [LOT [track&dist] <value>[%]]

to specify an individual device (DEV) and the device lot (LOT) parameter value deviations. The tolerance specification is used by the .MC [\(Monte Carlo analysis\)](#page-53-0) analysis only.

The LOT tolerance requires that all devices that refer to the same model use the same adjustments to the model parameter. DEV tolerances are independent, that is each device varies independently. The % shows a relative (percentage) tolerance. If it is omitted, *<value>* is in the same units as the parameter itself.

[track & dist] Specifies the tracking and non-default distribution, using the format:

[/<lot #>][/<distribution name>]

These specifications must immediately follow the keywords DEV and LOT (without spaces) and are separated by /.

<lot #>

Specifies which of ten random number generators, numbered 0 through 9, are used to calculate parameter value deviations. This allows deviations to be correlated between parameters in the same model, as well as between models. The generators for DEV and LOT tolerances are distinct: there are ten generators for DEV tracking and ten generators for LOT tracking. Tolerances without *<lot #>* are assigned individually generated random numbers.

<distribution name>

The distribution name is one of the following. The default distribution can be set by using the DISTRIBUTION parameter of the .OPTIONS [\(analysis options\)](#page-70-0) command.

PSpice Reference Guide

Commands

Comments The examples are for the .MODEL parameter. The last example uses the AKO syntax to reference the parameters of the model QDRIV in the third example.

For more information, refer to your *PSpice User's Guide*.

Parameters for setting temperature

Some passive and semiconductor devices (C, L, R, B, D, J, M, and Q) have two levels of temperature attributes that can be customized on a model-by-model basis.

First, the temperature at which the model parameters were measured can be defined by using one of the following model parameter formats in the .MODEL command line:

```
T_MEASURED = <literal value>
T MEASURED = \{ <parameter> \}
```
This overrides the nominal TNOM value which is set in the .OPTIONS [\(analysis options\)](#page-70-0) command line (default = 27° C). All other parameters listed in the .MODEL command are assumed to have been measured at T_MEASURED.

In addition to the measured model parameter temperature, current device temperatures can be customized to override the circuit's global temperature specification defined by the .TEMP [\(temperature\)](#page-108-0) command line (or equivalent .STEP TEMP or .DC TEMP). There are three forms, as described below.

Table 1-1 Model parameters for device temperature

For all formats, *<value>* can be a literal value or a parameter of the form {*<parameter name>*}. A maximum of one device temperature customization can coexist using the T_MEASURED customization. For example,

.MODEL PNP_NEW PNP(T_ABS=35 T_MEASURED=0 BF=90)

defines a new model PNP_NEW, where BF was measured at 0° C. Any bipolar transistor referencing this model has an absolute device temperature of 35° C.

PSpice Reference Guide Commands

Examples

One

This example demonstrates device temperatures set relative to the global temperature of the circuit:

.TEMP 10 30 40
MODEL PNP NEW PNP_NEW PNP(T_REL_GLOBAL=-5 BF=90)

This produces three PSpice runs where global temperature changes from 10 $^{\circ}$ to 30 $^{\circ}$ to 40 $^{\circ}$ C, respectively, and any bipolar transistor that references the PNP_NEW model has a device temperature of 5° , 25°, or 35°C, respectively.

Two

This example sets the device temperature relative to a referenced AKO model:

.MODEL PNP_NEW AKO: PNP_OLD PNP T_REL_LOCAL=10

Any bipolar transistor referencing the PNP_NEW model has a device temperature of 30° C.

Special considerations

There are a few special considerations when using these temperature parameters:

- If the technique for current device temperature is using the value relative to an AKO model's absolute temperature (T_ABS), and the AKO referenced model does not specify T_ABS, then the T_REL_LOCAL specification is ignored and the standard global temperature specification is used.
- These temperature parameters cannot be used with the DEV and LOT model parameter tolerance feature.
- A DC sweep analysis can be performed on these parameters so long as the temperature parameter assignment is to a variable parameter. For example:

```
.PARAM PTEMP 27
.MODEL PNP_NEW PNP ( T_ABS={PTEMP} )
.DC PARAM PTEMP 27 35 1
```
This method produces a single DC sweep in PSpice where any bipolar transistor referencing the PNP_NEW model has a device temperature which is swept from 27°C to 35°C in 1°C increments.

A similar effect can be obtained by performing a parametric analysis. For instance:

PSpice Reference Guide Commands

```
.PARAM PTEMP 27
.MODEL PNP_NEW PNP( T_ABS={PTEMP})<br>.STEP PARAM PTEMP 27 35 1
                  PTEMP 27 35 1
```
This method produces nine PSpice runs where the PNP_NEW model temperature steps from 27 $\rm{°C}$ to 35 $\rm{°C}$ in increments of 1 $\rm{°C}$, one step per run.

■ The effect of a temperature parameter is evaluated once prior to the bias point calculation, unless parameters are swept by means of a .DC PARAM or .STEP PARAM analysis described above. In these cases, the temperature parameter's effect is reevaluated once for each value of the swept variable.

.NODESET (set approximate node voltage for bias point)

- **Purpose** The .NODESET command helps calculate the bias point by providing an initial best guess for some node voltages and/or inductor currents. Some or all of the circuit's node voltages and inductor currents can be given the initial guess, and in addition, the voltage between two nodes can be specified.
- General form .NODESET < V(<node> [,<node>])=<value> >* .NODESET <I(<*inductor*>)=<*value*>>
- **Examples** .NODESET V(2)=3.4 V(102)=0 V(3)=-1V I(L1)=2uAmp .NODESET V(InPlus, InMinus)=1e-3 V(100, 133)=5.0V
- **Comments** This command is effective for the bias point (both small-signal and transient bias points) and for the first step of the DC sweep. It has no effect during the rest of the DC sweep, nor during a transient analysis.

Unlike the .IC [\(initial bias point condition\)](#page-48-0) command, .NODESET provides only an initial guess for some initial values. It does not clamp those nodes to the specified voltages. However, by providing an initial guess, .NODESET can be used to break the tie in, for instance, a flip-flop, and make it come up in a required state.

If both the .IC command and .NODESET command are present, the .NODESET command is ignored for the bias point calculations (.IC overrides .NODESET).

Note: For Capture-based designs, refer to your *PSpice User's Guide* for more information on setting initial conditions.

.NOISE (noise analysis)

Purpose The .NOISE command performs a noise analysis of the circuit. General form .NOISE V(<node> [,<node>]) <name> [interval value] **Examples** .NOISE V(5) VIN .NOISE V(101) VSRC 20 .NOISE V(4,5) ISRC .NOISE V([OUT1]) V1 .NOISE V([OUT1],[OUT2]) V1

> **Note:** For the node names starting with alphabets, square brackets should be used as in the last example.

Arguments and options

V(<node> [,<node>])

Output voltage. It has a form such as V(5), which is the voltage at the output node five, or a form such as $V(4,5)$, which is the output voltage between two nodes four and five.

<name>

The name of an independent voltage or current source where the equivalent input noise is calculated. The <*name*> is not itself a noise generator, but only a place where the equivalent input noise is calculated.

[interval value]

Integer that specifies how often the detailed noise analysis data is written to the output file.

Comments A noise analysis is performed in conjunction with an AC sweep analysis and requires an .AC [\(AC analysis\)](#page-31-0) command. When .NOISE is used, noise data is recorded in the Probe .DAT file for each frequency in the AC sweep.

The simulator computes:

- Device noise for every resistor and semiconductor in the circuit (propagated to a specified output node)
- Total input and output noise

At each frequency, each noise generator's contribution is calculated and propagated to the output node. At that point, all the propagated noise values are RMS-summed to calculate the total output noise. The gain from the input source to the output voltage, the total output noise, and the equivalent input noise are all calculated.

For more information, refer to the AC Analyses chapter of your *PSpice User's Guide*.

```
If:
     <name> is a voltage source
then:
     the input noise units are volt/hertz<sup>1/2</sup>
TF:<name> is a current source
then:
     the input noise units are amp/hertz^{1/2}
```
The output noise units are always $\text{vol}t/\text{hertz}^{1/2}$.

Every nth frequency, where *n* is the print interval, a detailed table is printed showing the individual contributions of all the circuit's noise generators to the total noise. These values are the noise amounts propagated to the output node, not the noise amounts at each generator. If *[interval value]* is not present, then no detailed table is printed.

The detailed table is printed while the analysis is being performed and does not need a [.PRINT](#page-83-0) (print) command or a [.PLOT](#page-81-0) (plot) command. The output noise and equivalent input noise can be printed in the output by using a .PRINT command or a .PLOT command.

.RESTART (Restart simulation from a CheckPoint)

General form .restart <heckPoint_name> <state_number> [0/1]

Examples .restart "D:/simdata/checkset1" state20

Arguments and options

<checkPoint_name>

Name of the CheckPoint to be used.

<state_number>

The specific state from which to restart the simulation.

 $<0/1>$

Specifies the time step to be used, where:

- ❑ 0 generates checkpoints closest to default time step of PSpice engine
- ❑ 1 generates checkpoints at user specified time points.

.OP (bias point)

Purpose The .OP command causes detailed information about the bias point to be printed.

General form . OP

Examples . OP

Comments This command does not write output to the Probe data file. The bias point is calculated regardless of whether there is a .OP command. Without the .OP command, the only information about the bias point in the output is a list of the node voltages, voltage source currents, and total power dissipation.

> Using a .OP command can cause the small-signal (linearized) parameters of all the nonlinear controlled sources and all the semiconductor devices to be printed in the output file.

The .OP command controls the output for the regular bias point only. The .TRAN [\(transient analysis\)](#page-112-0) command controls the output for the transient analysis bias point.

Note: If no other analysis is performed, then no Probe data file is created.

.OPTIONS (analysis options)

For SPICE options not available in PSpice, see [Differences between](#page-127-0) [PSpice and Berkeley SPICE2 on page 128](#page-127-0).

Flag options

The default for any flag option is off or no (i.e., the opposite of specifying the option). Flag options affect the output file unless otherwise specified.

PSpice Reference Guide

Commands

PSpice Reference Guide

Commands

Option with a name as its value

The following option has a name as its value.

Default distribution values

The default distribution is used for all of the deviations throughout the Monte Carlo analyses, unless specifically overridden for a particular tolerance. The default value for the default distribution is UNIFORM, but can also be set to GAUSS or to a user-defined (*<user name>*) distribution. If a user-defined distribution is selected (as illustrated in the last example under .OPTIONS [\(analysis options\)\)](#page-70-0), a .DISTRIBUTION [\(user-defined distribution\)](#page-40-0) command must be included in the circuit file to define the user distribution for the tolerances. An example would be:

.DISTRIBUTION USERDEF1 (-1,1) (.5,1) (.5,0) (1,0) .OPTIONS DISTRIBUTION=USERDEF1

PSpice Reference Guide

Commands

PSpice Reference Guide

1. These options can have an expression that uses the SCHEDULE function, which is a function of time.

- 2. These options are available for modification in PSpice, but it is recommended that the program defaults be used.
- 3. For these options zero means infinity.
- 4. Setting the DIGMNTYMX=4 (min/max) directs PSpice to perform digital worst-case timing simulation. Refer to your *PSpice User's Guide* for a complete description.
- 5. PSpice now contains two solution algorithms for simulation. Solver 1 increases simulation speed over Solver 0, particularly for larger circuits with substantial runtimes. Solver 1 has slightly better convergence characteristics than Solver 0. Having both algorithms available improves convergence, since there are two different algorithms that can perform the simulation.

Options for scheduling changes to runtime parameters

Purpose The .OPTIONS command can be used to schedule automatic changes to certain runtime parameters during a simulation. A special command syntax is used for this (see **General Form** below).

> **Note:** The ability to schedule such parameter changes only applies to transient analysis. You cannot interact with other analysis types.

- **General form** .OPTIONS <Parameter Name>={SCHEDULE(<time-value>, <parameter value>, <time-value>, <parameter value>, ...) }
- **Examples** .OPTIONS RELTOL={SCHEDULE(0s,.001,2s,.005)}

indicates that RELTOL should have a value of .001 from time 0 up to time 2s, and a value of .005 from time 2s and beyond (that is: RELTOL=.001 for t, where $0 \le t < 2s$, and RELTOL=.005 for t, where $t \geq 2s$).

PSpice A/D digital simulation condition messages

Other PSpice features produce warning messages in simulations (e.g., for the digital CONSTRAINT devices monitoring timing relationships of digital nodes). These messages are directed to the PSpice output file (and in Windows, to the Probe data file).

You can use options to control where and how many of these messages are generated. Below is a summary of the PSpice message types and a brief description of their meaning. The condition messages are specific to digital device timing violations and digital worst-case timing hazards. Refer to the Digital Simulation chapter of your *PSpice User's Guide* for more information on digital worst-case timing.

PSpice Reference Guide

.PARAM (parameter)

Purpose The .PARAM statement defines the value of a parameter. A parameter name can be used in place of most numeric values in the circuit description. Parameters can be constants, or expressions involving constants, or a combination of these, and they can include other parameters.

General form $-PARAM <$ \leq \leq .PARAM < <name> = { <expression> } >*

Examples .PARAM VSUPPLY = 5V $PARAM VCC = 12V$, $VEE = -12V$ $PARAM BANDWIDTH = {100kHz/3}$ $PARAM$ PI = 3.14159, TWO_PI = ${2*3.14159}$ $PARAM VNUM = {2*TWO_P}$

Arguments and options

<name>

Cannot begin with a number, and it cannot be one of the following predefined parameters, or TIME, or TEXT [\(text parameter\)](#page-109-0) names.

There are several predefined parameters. The parameter values must be either constants or expressions:

<value> Constants (<value>) do not need braces { }.

<expression> Can contain constants or parameters.

- **Comments** The .PARAM statements are order independent. They can be used inside a subcircuit definition to create local subcircuit parameters. Once defined, a parameter can be used in place of almost all numeric values in the circuit description with the following exceptions:
	- *Not* in the *in-line* temperature coefficients for resistors (parameters can be used for the TC1 and TC2 resistor model parameters).
	- **Not** in the PWL values for independent voltage and current source (V and I device) parameters.
	- *Not* the E, F, G, and H device SPICE2G6 syntax for polynomial coefficient values and gain.

A .PARAM command can be in a library. The simulator can search libraries for parameters not defined in the circuit file, in the same way it searches for undefined models and subcircuits.

Note: Parameters cannot be used in place of node numbers, nor can the values on an analysis command (e.g., TRAN and AC) be parameterized. In addition the value cannot have the percent sign (%)at the end. A percent sign (%) is ignored by PSpice.

.PLOT (plot)

Purpose The .PLOT command causes results from DC, AC, noise, and transient analyses to be line printer plots in the output file.

> **Note:** This command is included for backward compatibility with earlier versions of PSpice. It is more effective to print plots from within Probe. Printing from Probe yields higher-resolution graphics and provides an opportunity to preview the plot before printing.

General form .PLOT <analysis type> [output variable]* + ([<lower limit value> , <upper limit value>])* **Examples** .PLOT DC V(3) V(2,3) V(R1) I(VIN) I(R2) IB(Q13) VBE(Q13) .PLOT AC VM(2) VP(2) VM(3,4) VG(5) VDB(5) IR(D4) .PLOT NOISE INOISE ONOISE DB(INOISE) DB(ONOISE) .PLOT TRAN V(3) V(2,3) (0,5V) ID(M2) I(VCC) (-50mA,50mA) I.PLOT TRAN $D(QA)$ $D(QB)$ $V(3)$ $V(2,3)$.PLOT TRAN V(3) V(R1) V([RESET])

Arguments and options

<analysis type> DC, AC, NOISE, or TRAN. Only one analysis type can be specified.

<output variable>

Following the analysis type is a list of the output variables and (possibly) Y axis scales. A maximum of 8 output variables are allowed on one .PLOT command. However, an analysis can have any number of a .PLOT command. See **PROBE** (Probe) for the syntax of the output variables.

(<lower limit value>, <upper limit value>) Sets the range of the y-axis. This forces all output variables on the same y-axis to use the specified range.

■ The same form, *(<lower limit value>, <upper limit value>)*, can also be inserted one or more times in the middle of a set of output variables. Each occurrence defines one Y axis that has the specified range. All the output variables that come between it and the next range to the left in the .PLOT command are put on its corresponding Y axis.

Comments Plots are made by using text characters to draw the plot, which print on any kind of printer. However, plots printed from within Probe look much better.

> The range and increment of the x-axis is fixed by the analysis being plotted. The y-axis default range is determined by the ranges of the output variables. In the fourth example, the two voltage outputs go on the y-axis using the range (0,5V) and the two current outputs go on the y-axis using the range (-5mMA, 50mA).

Note: Lower and upper limit values do not apply to AC Analysis.

If the different output variables differ considerably in their output ranges, then the plot is given more than one y-axis using ranges corresponding to the different output variables.

Note: The y-axis of frequency response plots (AC) is always logarithmic.

The last example illustrates how to plot the voltage at a node that has a name rather than a number. The first item to plot is a node voltage, the second item is the voltage across a resistor, and the third item is another node voltage, even though the second and third items both begin with the letter R. The square brackets force the interpretation of names to mean node names.

.PRINT (print)

Purpose The .PRINT command allows results from DC, AC, noise, and transient analyses to be an output in the form of tables, referred to as print tables in the output file.

General form .PRINT[/DGTLCHG] <analysis type> [output variable]*

Examples .PRINT DC V[3] V[2], [3] V(R1) I(VIN) I(R2) IB(Q13) VBE(Q13) .PRINT AC VM[2] VP[2] VM[3],[4] VG[5] VDB[5] IR[6] II[7] .PRINT NOISE INOISE ONOISE DB(INOISE) DB(ONOISE) .PRINT TRAN V[3] V([2],[3]) ID[M2] I[VCC] .PRINT TRAN $D(QA)$ $D(QB)$ $V[3]$ $V([2], [3])$.PRINT/DGTLCHG TRAN QA QB RESET .PRINT TRAN V[3] V(R1) V([RESET])

> The last example illustrates how to print a node that has a name, rather than a number. The first item to print is a node voltage, the second item is the voltage across a resistor, and the third item to print is another node voltage, even though the second and third items both begin with the letter R. The square brackets force the names to be interpreted as node names.

Arguments and options

[/DGTLCHG]

For digital output variables only. Values are printed for each output variable whenever one of the variables changes.

```
<analysis type>
```
Only one analysis type— DC, AC, NOISE, or TRAN—can be specified for each .PRINT command.

<output variable>

Following the analysis type is a list of the output variables. There is no limit to the number of output variables: the printout is split up depending on the width of the data columns (set using NUMDGT option) and the output width (set using WIDTH option). See . PROBE (Probe) for the syntax of output variables.

Comments The values of the output variables are printed as a table where each column corresponds to one output variable. You can change the number of digits printed for analog values by using the NUMDGT option of the <u>.OPTIONS (analysis options)</u> command.

An analysis can have multiple .PRINT commands.

.PROBE (Probe)

The first example (with no output variables) writes all the node voltages and all the device currents to the data file. The list of device currents written is the same as the device currents allowed as output variables.

The second example writes only those output variables specified to the data file, to restrict the size of the data file.

The third example creates a data file in a text format using the Common Simulation Data File (CSDF) format, not a binary format. This format is used for transfers between different computer families. CSDF files are larger than regular text files.

The fourth example illustrates how to specify a node that has a name rather than a number. The first item to output is a node voltage, the second item is the voltage across a resistor, and the third item to output is another node voltage, even though the second and third items both begin with the letter R. The square brackets force the interpretation of names to mean node names.

The last example writes only the output at digital node QBAR to the data file, to restrict the size of the data file.

Arguments and options

[output variable]

This section describes the types of output variables allowed in a [.PRINT](#page-83-0) (print), [.PLOT](#page-81-0) (plot), and .PROBE command. Each .PRINT or .PLOT can have up to 8 output variables. This format is similar to that used when calling up waveforms while running Probe.

See the tables below for descriptions of the possible output variables. If .PROBE is used without specifying a list of output variables, all of the circuit voltages and currents are stored for post-processing. When an output variable list is included, the data stored is limited to the listed items. This form is intended for users who want to limit the size of the Probe data file.

Comments Refer to your *PSpice User's Guide* for a description of Probe, for information about using the Probe data file, and for more information on the use of text files in Probe. You can also consult Probe Help.

> **Note:** Unlike the .PRINT and .PLOT commands, there are no analysis names before the output variables. Also, the number of output variables is unlimited.

DC Sweep and transient analysis output variables

For DC sweep and transient analysis, these are the available output variables:

PSpice Reference Guide

Commands

1. These values are available for transient only.

2. For the .PRINT/DGTLCHG statement, the D() is optional.

Note: The aliases must be defined in the circuit file to generate the .dat file.

PSpice Reference Guide Commands

Multiple-terminal devices

For the V (<name>) and I (<name>) forms, where <name> must be the name of a twoterminal device, the devices are:

For the Vx(*<name>*), Vxy(*<name>*), and Ix(*<name>*) forms, where *<name>* must be the name of a three or four-terminal device and x and y must each be a terminal abbreviation, the devices and the terminals areas follows. For the Vz(*<name>*) and Iz(*<name>*) forms, *<name>* must be the name of a transmission line (T device) and *z* must be A or B.

PSpice Reference Guide

Commands

AC analysis

For AC analysis, these are the available output variables:

For AC analysis, the output variables listed in the preceding table are augmented by adding a suffix.

Note: For AC analysis, the suffixes are ignored for a .PROBE command, but can be used in a .PRINT [\(print\) on page 84](#page-83-0) command and a .PLOT [\(plot\) on page 82](#page-81-0) command, and when

adding a trace in Probe. For example, in a .PROBE command, VDB(R1) is translated to V(R1), which is the raw data.

Current outputs are not available for devices, such as F device (current-controlled current sources) and G device (voltage-controlled current source). For these devices, you must first put a zero-valued voltage source in series with the device (or terminal) of interest and then print or plot the current through this voltage source.

Note: Current outputs for the F and G devices are not available for DC and transient analyses.

Noise analysis

For noise analysis, the output variables are predefined as follows:

Note: .PRINT [\(print\) on page 84](#page-83-0) and .PLOT [\(plot\) on page 82](#page-81-0) cannot be used for the noise from any one device. However, the print interval on the .NOISE (noise analysis) on page 67 command can be used to output this information.

.SAVEBIAS (save bias point to file)

Purpose The .SAVEBIAS command saves the bias point node voltages and inductor currents, to a file. It is used concurrently with .LOADBIAS [\(load bias point file\) on page 53.](#page-52-0)

> Only one analysis is specified in a .SAVEBIAS command, which can be OP, TRAN, or DC. However, a circuit file can contain a .SAVEBIAS command for each of the three analysis types. If the simulation parameters do not match the keywords and values in the .SAVEBIAS command, then no file is produced.

General form .SAVEBIAS <"file_name"> <[OP] [TRAN] [DC]> [NOSUBCKT] +[TIME=<value> [REPEAT]] [TEMP=<value>] + [STEP=<value>] [MCRUN=<value>] [DC=<value>] + [DC1=<value>] [DC2=<value>] **Examples** .SAVEBIAS "OPPOINT" OP

> For the first example, the small-signal operating point (.AC or .OP) bias point is saved.

.SAVEBIAS "TRANDATA.BSP" TRAN NOSUBCKT TIME=10u

In the second example, the transient bias point is written out at the time closest to, but not less than 10.0 u/sec. No bias point information for subcircuits is saved.

.SAVEBIAS "SAVETRAN.BSP" TRAN TIME=5n REPEAT TEMP=50.0

Use of the [REPEAT] keyword in the third example causes the bias point to be written out every 5.0 ns when the temperature of the run is 50.0 degrees.

.SAVEBIAS "DCBIAS.SAV" DC

In the fourth example, because there are no parameters supplied, only the very first DC bias point is written to the file.

.SAVEBIAS "SAVEDC.BSP" DC MCRUN=3 DC1=3.5 DC2=100

The fifth example saves the DC bias point when the following three conditions are all met: the first DC sweep value is 3.5, the second DC sweep value is 100, and the simulation is on the third Monte Carlo run. If only one DC sweep is being performed, then the keyword DC can be substituted for DC1.

PSpice Reference Guide Commands

Arguments and options

<"file name">

Any valid file name for the computer system, which must be enclosed in quotation marks.

[NOSUBCKT]

When used, the node voltages and inductor currents for subcircuits are not saved.

```
[TIME=<value> [REPEAT]]
```
Used to define the transient analysis time at which the bias point is to be saved.

[TEMP=*<value>*]

Defines the temperature at which the bias point is to be saved.

[STEP=*<value>*]

The step value at which the bias point is to be saved.

[MCRUN=*<value>*]

The number of the Monte Carlo or worst-case analysis run for which the bias point is to be saved.

[DC=*<value>*], [DC1=*<value>*], and [DC2=*<value>*] Used to specify the DC sweep value at which the bias point is to be saved.

Comments If REPEAT is not used, then the bias at the next time point greater than or equal to TIME=*<value>* is saved. If REPEAT is used, then TIME=*<value>* is the interval at which the bias is saved. However, only the latest bias is saved; any previous times are overwritten. The [TIME=*<value>* [REPEAT]] can only be used with a transient analysis.

> The [DC=*<value>*] should be used if there is only one sweep variable. If there are two sweep variables, then [DC1=*<value>*] should be used to specify the first sweep value and [DC2=*<value>*] should be used to specify the second sweep value.

The saved bias point information is in the following format: one or more comment lines that list items such as:

- circuit name, title, date and time of run, analysis, and temperature, or
- a single .NODESET [\(set approximate node voltage for bias point\)](#page-65-0) [on page 66](#page-65-0) command containing the bias point voltage values and inductor currents.

Only one bias point is saved to the file during any particular analysis. At the specified time, the bias point information and the operating point data for the active devices and controlled sources are written to the output file. When the supplied specifications on the .SAVEBIAS command line match the state of the simulator during execution, the bias point is written out.

Usage examples

A .SAVEBIAS command and a .LOADBIAS [\(load bias point file\)](#page-52-0) command can be used to shorten the simulation time of large circuits, and also to aid in convergence.

A typical application for a .SAVEBIAS and a .LOADBIAS command is for a simulation that takes a considerable amount of time to converge to a bias point. The bias point is saved using a .SAVEBIAS command so that when the simulation is run again, the previous bias point calculated is used as a starting point for the bias solution, to save processing time.

The following example illustrates this procedure for a transient simulation.

```
.SAVEBIAS "SAVEFILE.TRN" TRAN
```
When the simulation is run, the transient analysis bias point information is saved to the file savefile.trn in the form of a .NODESET command. This .NODESET command provides the simulator with a starting solution for determining the bias point calculation for future simulations. To use this file, replace the .SAVEBIAS command in the circuit file using the following .LOADBIAS (Load Bias Point File) command.

```
.LOADBIAS "SAVEFmILE.TRN"
```
Note: A .SAVEBIAS and .LOADBIAS command should not refer to the same file during the same simulation run. Use the .SAVEBIAS during the first simulation and the .LOADBIAS for subsequent ones.

The simulator algorithms have been changed to provide an automatic saving and loading of bias point information under certain conditions. This automatic feature is used in the following analysis types: .STEP [\(parametric analysis\) on page 99,](#page-98-0) .DC [\(DC analysis\) on page 37,](#page-36-0)

.WCASE [\(sensitivity/worst-case analysis\) on page 121](#page-120-0), .MC [\(Monte Carlo analysis\) on](#page-53-0) [page 54](#page-53-0), .TEMP [\(temperature\) on page 109.](#page-108-0)

A typical application is a transient analysis where the bias point is calculated at several temperatures (such as .TEMP 0 10 20 30). As each new temperature is processed, the bias point for the previous temperature is used to find the new bias point. Since this process is automatic, the user does not have to change anything in the circuit file. However, there is some memory overhead since the bias point information is saved during the simulation. Disable the automatic saving feature, using the NOREUSE flag option in the .OPTIONS [\(analysis options\) on page 71](#page-70-0) command as follows:

.OPTIONS NOREUSE

Another application for the .LOADBIAS and .SAVEBIAS command is the handling of convergence problems. Consider a circuit which has difficulty in starting a DC sweep. The designer has added a .NODESET command as shown below to help the simulator determine the bias point solution.

.NODESET $V(3) = 5.0V V(4) = 2.75V$

Even though this helps the simulator determine the bias point, the simulator still has to compute the starting values for each of the other nodes. These values can be saved using the following statement:

.SAVEBIAS "DCOP.NOD" DC

The next time the simulation is run, the .NODESET and .SAVEBIAS command should be removed and replaced using the following:

.LOADBIAS "DCOP.NOD"

This provides the starting values for all of the nodes in the circuit, and can assist the simulator in converging to the correct bias point for the start of the sweep. If convergence problems are caused by a change in the circuit topology, the designer can edit the bias point save file to change the values for specific nodes or to add new nodes.

.SENS (sensitivity analysis)

- **Purpose** The .SENS command performs a DC sensitivity analysis.
- General form .SENS <output variable>*
- **Examples** .SENS V(9) V(4,3) V(17) I(VCC)

Arguments and options

<output variable>

Same format and meaning as in the .PRINT command for DC and transient analyses. However, when *<output variable>* is a current, it is restricted to be the current through a voltage source.

Comments By linearizing the circuit about the bias point, the sensitivities of each of the output variables to all the device values and model parameters is calculated and output data generated. This can generate large amounts of output data.

Device sensitivities are only provided for the following device types:

- resistors
- independent voltage and current sources
- voltage and current-controlled switches
- diodes
- bipolar transistors

Note: The results of the .SENS command are only available in the output file. They cannot be viewed in Probe.

.STEP (parametric analysis)

Purpose The .STEP command performs a parametric sweep for all of the analyses of the circuit.

> The .STEP command is similar to the .TEMP [\(temperature\)](#page-108-0) command in that all of the typical analyses—such as .DC [\(DC analysis\)](#page-36-0), .AC [\(AC analysis\),](#page-31-0) and .TRAN [\(transient analysis\)—](#page-112-0) are performed for each step.

> Once all the runs finish, the specified [.PRINT](#page-83-0) (print) table or [.PLOT](#page-81-0) (plot) plot for each value of the sweep is an output, just as for the .TEMP or .MC [\(Monte Carlo analysis\)](#page-53-0) command.

Probe displays nested sweeps as a family of curves.

General form . STEP LIN <sweep variable name> + <start value> <end value> <increment value> .STEP [DEC |OCT] <sweep variable name> + <start value> <end value> <points value> .STEP <sweep variable name> LIST <value>*

> The first general form is for doing a linear sweep. The second form is for doing a logarithmic sweep. The third form is for using a list of values for the sweep variable.

Examples . STEP VCE 0V 10V .5V .STEP LIN I2 5mA -2mA 0.1mA .STEP RES RMOD(R) 0.9 1.1 .001 .STEP DEC NPN QFAST(IS) 1E-18 1E-14 5 .STEP TEMP LIST 0 20 27 50 80 100 .STEP PARAM CenterFreq 9.5kHz 10.5kHz 50Hz

> The first three examples are for doing a linear sweep. The fourth example is for doing a logarithmic sweep. The fifth example is for using a list of values for the sweep variable.

Arguments and options

Sweep type

The sweep can be linear, logarithmic, or a list of values. For [linear sweep type], the keyword LIN is optional, but either OCT or DEC must be specified for the *<logarithmic sweep type>*. The sweep types are described below.

PSpice Reference Guide Commands

<sweep variable name>

The *<sweep variable name>* can be one of the types described below.

PSpice Reference Guide

<start value>

Can be greater or less than <end value>: that is, the sweep can go in either direction.

<increment value> and *<points value> Must be greater than zero*.

Comments The .STEP command is similar to the .DC [\(DC analysis\)](#page-36-0) command and immediately raises the question of what happens if both .STEP and .DC try to set the same value. The same question can come up using .MC [\(Monte Carlo analysis\).](#page-53-0) The answer is that this is not allowed: no two analyses (.STEP, .TEMP [\(temperature\)](#page-108-0), .MC, ..WCASE [\(sensitivity/](#page-120-0) [worst-case analysis\),](#page-120-0) and .DC) can try to set the same value. This is flagged as an error during read-in and no analyses are performed.

> You can use the .STEP command to look at the response of a circuit as a parameter varies, for example, how the center frequency of a filter shifts as a capacitor varies. By using .STEP, that capacitor can be varied, producing a family of AC waveforms showing the variation. Another use is for propagation delay in transient analysis.

Usage examples

One

The .STEP command only steps the DC component of an AC source. In order to step the AC component of an AC source, a variable parameter has to be created. For example,

```
Vac 1 0 AC {variable}
.param variable=0
.step param variable 0 5 1
.ac dec 100 1000 1e6
```
Two

This is one way of stepping a resistor from 30 to 50 ohms in steps of 5 ohms, using a global parameter:

```
.PARAM RVAL = 1
R1 1 2 {RVAL}
.STEP PARAM RVAL 30,50,5
```
The parameter RVAL is global and PARAM is the keyword used by the .STEP command when using a global parameter.

Three

The following example steps the resistor model parameter R. This is another way of stepping a resistor from 30 to 50 ohms in steps of 5 ohms.

```
R1 1 2 RMOD 1
.MODEL RMOD RES(R=30)
.STEP RES RMOD(R) 30,50,5
```
Note: Do not use R={30}.

Here RMOD is the model name, RES is the sweep variable name (a model type), and R is the parameter within the model to step. To step the value of the resistor, the line value of the resistor is multiplied by the R parameter value to achieve the final resistance value, that is:

final resistor value = line resistor value \cdot R

Therefore, if the line value of the resistor is set to one ohm, the final resistor value is $1 \cdot R$ or R. Stepping R from 30 to 50 ohms then steps the resistor value from $1 \cdot 30$ ohms to $1 \cdot 50$ ohms.

In examples 2 and 3, all of the ordinary analyses (e.g., .DC, .AC, and .TRAN) are run for each step.

Commands

.STIMLIB (stimulus library file)

Purpose The .STIMLIB command makes stimulus library files created by StmEd available to PSpice.

General .STMLIB <*file name*[.*stl*]>

form

Arguments and options

<*file name*> Specification that identifies a file containing .STIMULUS commands.

.STIMULUS (stimulus)

Arguments and options

<*stimulus name*> The name by which the stimulus is referred to by the source devices (V or I), or by the digital STIM device.

Comments .STIMULUS commands generally appear within stimulus libraries created by StmEd.

.SUBCKT (subcircuit)

- **Purpose** The .SUBCKT command/statement starts the subcircuit definition by specifying its name, the number and order of its terminals, and the names and default parameters that control its behavior. Subcircuits are instantiated using X ([Subcircuit instantiation on page 329\)](#page-328-0) devices. The .ENDS command marks the end of a subcircuit definition.
- General form .SUBCKT <name> [node]* + [OPTIONAL: < <interface node> = <default value> >*] + [PARAMS: < <name> = <value> >*] + $[TEXT: < *name* = *text* value> > *]$ENDS **Examples** .SUBCKT OPAMP 1 2 101 102 17ENDS .SUBCKT FILTER INPUT OUTPUT PARAMS: CENTER=100kHz, + BANDWIDTH=10kHzENDS .SUBCKT PLD IN1 IN2 IN3 OUT1 + PARAMS: MNTYMXDLY=0 IO_LEVEL=0 + TEXT: JEDEC_FILE="PROG.JED"ENDS .SUBCKT 74LS00 A B Y + OPTIONAL: DPWR=\$G_DPWR DGND=\$G_DGND + PARAMS: MNTYMXDLY=0 IO_LEVEL=0ENDS

Arguments and options

<name>

The name is used by an X (Subcircuit Instantiation) device to reference the subcircuit.

[node]*

An optional list of nodes (pins). This is optional because it is possible to specify a subcircuit that has no interface nodes.

OPTIONAL:

Allows specification of one or more optional nodes (pins) in the subcircuit definition.

Comments The subcircuit definition ends with a .ENDS command. All of the netlist between .SUBCKT and .ENDS is included in the definition. Whenever the subcircuit is used by an X (Subcircuit Instantiation) device, all of the netlist in the definition replaces the X device.

> There must be the same number of nodes in the subcircuit calling statements as in its definition. When the subcircuit is called, the actual nodes (the ones in the calling statement) replace the argument nodes (the ones in the defining statement).

Note: Do not use 0 (zero) in this node list. Zero is reserved for the global ground node.

The optional nodes are stated as pairs consisting of an interface node and its default value. If an optional node is not specified in an X device, its default value is used inside the subcircuit; otherwise, the value specified in the definition is used.

This feature is particularly useful when specifying power supply nodes, because the same nodes are normally used in every device. This makes the subcircuits easier to use because the same two nodes do not have to be specified in each subcircuit statement. This method is used in the libraries provided with the Digital Simulation feature.

Subcircuits can be nested. That is, an X device can appear between .SUBCKT and .ENDS commands. However, subcircuit definitions cannot be nested. That is, a .SUBCKT statement cannot appear in the statements between a .SUBCKT and a .ENDS.

Subcircuit definitions should contain only device instantiations (statements without a leading period) and possibly these statements:

- .IC [\(initial bias point condition\) on page 49](#page-48-0)
- .NODESET (set approximate node voltage for bias point) on [page 66](#page-65-0)
- .MODEL [\(model definition\) on page 58](#page-57-0)
- .PARAM [\(parameter\) on page 80](#page-79-0)
- .FUNC [\(function\) on page 48](#page-47-0)

Models, parameters, and functions defined within a subcircuit definition are available only within the subcircuit definition in which they appear. Also, if a .MODEL, .PARAM, or a .FUNC statement appears in the main circuit, it is available in the main circuit and all subcircuits.

Node, device, and model names are local to the subcircuit in which they are defined. It is acceptable to use a name in a subcircuit which has already been used in the main circuit. When the subcircuit is expanded, all its names are prefixed using the subcircuit instance name: for example, Q13 becomes X3.Q13 and node 5 becomes X3.5 after expansion. After expansion all names are unique. The only exception is the use of global node names (refer to your *PSpice User's Guide*) that are not expanded.

The keyword PARAMS: passes values into subcircuits as arguments and uses them in expressions inside the subcircuit. The keyword TEXT: passes text values into subcircuits as arguments and uses them as expressions inside the subcircuit. Once defined, a text parameter can be used in the following places:

- To specify a JEDEC file name on a PLD device.
- To specify an Intel Hex file name to program a ROM device or initialize a RAM device.
- To specify a stimulus file name or signal name on a FSTIM device.
- To specify a text parameter to a (lower level) subcircuit.
- As part of a text expression used in one of the above.

Note: The text parameters and expressions are currently only used in Digital Simulation.

Usage examples

One

In the example of the 74LS00 subcircuit, the following subcircuit reference uses the default power supply nodes \$G_DPWR and \$G_DGND:

X1 IN1 IN2 OUT 74LS00

Two

To specify your own power supply nodes MYPOWER and MYGROUND, use the following subcircuit instantiation:

X2 IN1 IN2 OUT MYPOWER MYGROUND 74LS00

Three

If wanted, one optional node in the subcircuit instantiation can be provided. In the following subcircuit instantiation, the default \$G_DGND would be used:

X3 IN1 IN2 OUT MYPOWER 74LS00

Four

However, to specify values beyond the first optional node, all nodes previous to that node must be specified. For example, to specify your own ground node, the default power node before it must be explicitly stated:

X4 IN1 IN2 OUT \$G_DPWR MYGROUND 74LS00
.TEMP (temperature)

.TEXT (text parameter)

Arguments and options

<name> Cannot be a .PARAM name, or any of the reserved parameters names.

<text expression> Text expressions can contain the following:

- **Comments** The values can be text constants (enclosed in quotation marks " ") or text expressions (enclosed in I). Text expressions can contain only text constants or previously defined parameters. Once defined, a text parameter has the following uses:
	- To specify a JEDEC file name on a PLD device.
	- To specify an Intel Hex file name to program a ROM device or initialize a RAM device.
	- To specify a stimulus file name or signal name on an FSTIM device.
	- To specify a text parameter to a subcircuit.
	- As part of a text expression used in one of the above.

Note: Text parameters and expressions are only used in digital simulation.

.TF (transfer)

General form .TF <output variable> <input source name> **Examples** .TF V(5) VIN

.TF I(VDRIV) ICNTRL

Arguments and options

<output variable> This has the same format and meaning as in the **PRINT** (print) statement.

Comments The gain from *<input source name>* to *<output variable>* and the input and output resistances are evaluated and written to the output file. This output does not require a [.PRINT](#page-83-0) (print), PLOT (plot), or PROBE (Probe) statement. When <output variable> is a current, it is restricted to be the current through a voltage source.

> **Note:** The results of the .TF command are only available in the output file. They cannot be viewed in Probe.

.TRAN (transient analysis)

Arguments and options

[/OP]

Causes the same detailed printing of the bias point that the .OP [\(bias point\)](#page-69-0) command does for the regular bias point. Without using this option, only the node voltages are printed for the transient analysis bias point.

<print step value>

Sets the time interval used for printing (.PRINT), plotting (.PLOT), or performing a Fourier integral on (.FOUR) the results of the transient analysis.

Since the results are computed at different times than they are printed, a 2nd-order polynomial interpolation is used to obtain the printed values. This applies only to **PRINT** (print), **PLOT** (plot), and .FOUR [\(Fourier analysis\)](#page-46-0) outputs and does not affect Probe.

<final time value> Sets the end time for the analysis.

[no-print value]

Sets the time interval (from TIME=0) that is not printed, plotted, or given to Probe.

```
[step ceiling value]
```
Overrides the default ceiling on the internal time step with a lower value.

The function SCHEDULE($x_1,y_1,x_2,y_2...x_n,y_n$) can be used in place of the step ceiling value to define a piecewise constant function (from time x forward use y).

[SKIPBP] Skips calculation of the bias point.

When this option is used, the bias conditions are fully determined by the IC= specifications for capacitors and inductors.

Comments The transient analysis calculates the circuit's behavior over time, always starting at TIME=0 and finishing at *<final time value>*, but you can suppress the output of a portion of the analysis. Use a PRINT (print), [.PLOT](#page-81-0) (plot), .FOUR [\(Fourier analysis\)](#page-46-0), or [.PROBE](#page-85-0) (Probe) to get the results of the transient analysis.

> Prior to performing the transient analysis, PSpice computes a bias point for the circuit separate from the regular bias point. This is necessary because at the start of a transient analysis, the independent sources can have different values than their DC values.

> The internal time step of the transient analysis adjusts as the analysis proceeds: over intervals when there is little activity, the time step is increased, and during busy intervals it is decreased. The default ceiling on the internal time step is *<final time value>*/50, but when there are no charge storage elements, inductances, or capacitances in the circuit, the ceiling is *<print step value>*.

The .TRAN command also sets the variables TSTEP and TSTOP, which are used in defaulting some waveform parameters. TSTEP is equal to *<print step value>* and TSTOP is equal to *<final time value>*.

Refer to your *PSpice User's Guide* for more information on setting initial conditions.

Scheduling changes to runtime parameters with the .TRAN statement

Purpose You can schedule automatic changes to the TMAX parameter for the .TRAN statement during a transient analysis.

General form For TMAX only, the general form is: .TRAN <time-value> <time-value> <step ceiling> {SCHEDULE(<time-value>, <parameter value>, <time-value>, <parameter value>, …) where the first value is time and the second value is step ceiling. For more details, see the **TRAN** [\(transient analysis\)](#page-112-0) command section.

Examples .TRAN .1ns 100ns 0ns {SCHEDULE(0,1ns,25ns,.1ns)}

Note: For more information on scheduling runtime parameters during a simulation, see the .OPTIONS command section.

.VECTOR (digital output)

Arguments and options

PSpice Reference Guide Commands

<number of nodes> This means the number of nodes in the list.

<node>

This defines the nodes whose states are to be stored.

The optional parameters on the .VECTOR command can be used to control the file name, column order, radix of the state values, and signal names which appear in the file header. Each of the optional parameter is described below in detail.

POS *<column position>*

The optional parameter POS specifies the column position in the file. By default, the column position is determined through the order in which the .VECTOR command appears in the circuit file, and by the order of the signals within a .VECTOR command. Valid values for *<column position>* are 1-255.

FILE *<filename>*

Specifies the name of the file to which the simulation results are saved. By default, the .VECTOR command creates a file named <circuit filename>.vec. The name of the corresponding netlist file created is <circuit filename>.cir. You can use the FILE parameter to specify a different filename. Multiple .VECTOR commands can be used to specify nodes for the same file.

RADIX

The radix of the values for the specified nodes is defined if <*number of nodes*> is greater than one. Valid values are BINARY, OCTAL, or HEX (you can abbreviate to the first letter). If <*number of nodes*> is one, and a radix of OCTAL or HEX is specified, a bit position within the octal or hex digit via the BIT parameter can also be specified. A separate .VECTOR command can be used to construct multi-bit values out of single signals, provided the same POS value is specified. The default radix is BINARY if <*number of nodes*> is one. Otherwise, the default radix is HEX. If a radix of OCTAL or HEX is specified, the simulator creates dummy entries in the vector file header to fill out the value if <*number of nodes*> is not an even power of 2.

BIT *<bit index>*

Defines the bit position within a single hex or octal digit when the VECTOR symbol is attached to a wire. Valid values are 1 through 4 if RADIX=HEX, and 1 through 3 if RADIX=OCTAL.

SIGNAMES *<signal names>*

Defines the names of the signals which appear in the header of the vector file. If SIGNAMES is not specified, the <*node*> names are used in the vector file header. If <*number of nodes*> is greater than one, names are defined positionally, msb to lsb. If fewer signal names than <*number of nodes*> are specified, the <*node*> names are used for the remaining unspecified names.

Comments The file created using the .VECTOR command contains time and state values for the circuit nodes specified in the statement. The file format is identical to that used by the digital file stimulus device (FSTIM). Thus, the results of one simulation can be used to drive inputs of a subsequent simulation. See [File stimulus on page 425](#page-424-0) for more information on the file stimulus file format.

Commands

.WATCH (watch analysis results)

Purpose The .WATCH command/statement outputs results from DC, AC, and transient analyses to the Simulation Status window in the Probe display under the Watch tab in text format while the simulation is running.

General form .WATCH [DC][AC][TRAN] + [<output variable> [<lower limit value>,<upper limit value>]]*

Examples .WATCH DC V(3) (-1V, 4V) V(2,3) V(R1) .WATCH AC VM (2) VP (2) VMC $(Q1)$.WATCH TRAN VBE(Q13) (0V,5V) ID(M2) I(VCC) (0,500mA) .WATCH DC V([RESET]) (2.5V,10V)

Arguments and options

DC, AC, and TRAN

The analysis types whose results are displayed during the simulation. You only need to specify one analysis type per .WATCH command, but there can be a .WATCH command for each analysis type in the circuit.

<output variable>

A maximum of eight output variables are allowed on a single .WATCH statement.

<lower limit value>,<upper limit value> Specifies the normal operating range of that particular output variable. If the range is exceeded during the simulation, the simulator beeps and pauses. At this point, the simulation can be canceled or continued. If continued, the check for that output variable's boundary condition is eliminated. Each output variable can have its own value range.

Comments The first example displays three output variables on the screen. The first variable, V(3), has an operating range set from minus one volt to four volts. If during the simulation the voltage at node three exceeds four volts, the simulation will pause. If the simulation is allowed to proceed, and node three continues to rise in value, the simulation is then not interrupted. However, if the simulation is allowed to continue and V(3) falls below -1.0 volt, the simulation would again pause because a new boundary condition was exceeded.

> Up to three output variables can be seen on the display at one time. More than three variables can be specified, but they are not all displayed.

> The possible output variables are given in [.PROBE](#page-85-0) (Probe), with the exception that digital nodes cannot be used and group delay is not available.

.WCASE (sensitivity/worst-case analysis)

Arguments and options

<analysis>

Only one of DC, AC, or TRAN must be specified for *<analysis>*. This analysis is repeated in subsequent passes of the worst-case analysis. All requested analyses are performed during the nominal pass. Only the selected analysis is performed during subsequent passes.

<output variable> Identical in format to that of a PRINT (print) output variable.

<function>

Specifies the operation to be performed on the values of the *<output variable>* to reduce these to a single value. This value is the basis for the comparisons between the nominal and subsequent runs. The *<function>* must be one of the following:

PSpice Reference Guide

Commands

PSpice Reference Guide Commands

[option]* Could have any number of the following.

PSpice Reference Guide

Commands

1. If RANGE is omitted, then *<function>* is evaluated over the whole sweep range. This is equivalent to RANGE(*,*).

Comments Multiple runs of the selected analysis (DC, AC, or transient) are performed while parameters are varied. Unlike .MC [\(Monte Carlo analysis\),](#page-53-0) .WCASE varies only one parameter per run. This allows PSpice to calculate the sensitivity of the output waveform to each parameter. Once all the sensitivities are known, one final run is performed using all parameters varied so as to produce the worst-case waveform. The sensitivity and worstcase runs are performed using variations on model parameters as specified by the DEV and LOT tolerances on each .MODEL [\(model definition\)](#page-57-0) parameter. Other specifications on the .WCASE command control the output generated by the analysis.

> **Note:** You can run either .MC or .WCASE for a circuit, but not both in the same circuit.

*** (comment)**

Purpose A statement beginning with an asterisk * is a comment line, which PSpice ignores.

General * [any text]

form

Examples * This is an example of * a multiple-line comment

Comments Use an asterisk at the beginning of each line you want to be a comment. A single asterisk does not extend to subsequent lines. For example:

> * .MODEL ABC NMOS (. . . . $+ \cdot \cdot \cdot \cdot \cdot$

produces an error message, because the second line is not covered by the first asterisk.

The use of comment statements throughout the input is recommended. It is good practice to insert a comment line just before a subcircuit definition to identify the nodes, for example:

* +IN -IN V+ V- +OUT -OUT .SUBCKT OPAMP 100 101 1 2 200 201

or to identify major blocks of circuitry.

; (in-line comment)

Trailing in-line comments that extend to more that one line can use a semicolon to mark the beginning of the subsequent comment lines, as shown in the example.

+ (line continuation)

Differences between PSpice and Berkeley SPICE2

The version of SPICE2 referred to is SPICE2G.6 from the University of California at Berkeley.

PSpice runs any circuit that SPICE2 can run, with these exceptions:

- **1.** Circuits that use .DISTO (small-signal distortion) analysis. U.C. Berkeley SPICE supports the .DISTO analysis, but contains errors. Also, the special distortion output variables (e.g., HD2 and DIM3) are not available. Instead of the .DISTO analysis, we recommend running a transient analysis and looking at the output spectrum using the Fourier transform mode in Probe. This technique shows the distortion (spectral) products for both small-signal and large-signal distortion.
- **2.** These options on the .OPTIONS [\(analysis options\)](#page-70-0) statement are not available in PSpice:
	- ❑ LIMTIM: it is assumed to be 0.
	- ❑ LVLCOD: no in-line machine code is generated.
	- ❑ METHOD: a combination of trapezoidal and gear integration is always used.
	- ❑ MAXORD: a combination of trapezoidal and gear integration is always used.
	- ❑ LVLTIM: truncation error time step control is always used.
	- ❑ ITL3: truncation error time step control is always used.
- **3.** The IN= option on the .WIDTH statement is not available. PSpice always reads the entire input file regardless of how long the input lines are.
- **4.** Voltage coefficients for capacitors, and current coefficients for inductors must be put into a .MODEL [\(model definition\)](#page-57-0) statement instead of on the device statement.
- **5.** PSpice does not allow the use of nested subcircuit definitions.

If this construct is used:

```
.SUBCKT ABC 1 2 3
...
.SUBCKT DEF 4 5 6
...
.ENDS
...
.ENDS
```
It is recommended that the definitions be separated into:

```
.SUBCKT ABC 1 2 3
...
X1 ... DEF
```

```
...
.ENDS
.SUBCKT DEF 4 5 6
...
.ENDS
```
Note: You can nest subcircuit calls.

- **6.** The .ALTER command is not supported in PSpice. Instead, use the .STEP [\(parametric analysis\) on page 99](#page-98-0) command to modify specific parameters over multiple PSpice runs.
- **7.** The syntax for the *one-dimensional* POLY form of E, F, G, and H ([Voltage-controlled](#page-164-0) [voltage source Voltage-controlled current source on page 165](#page-164-0) and [Current-controlled](#page-173-0) [current source Current-controlled voltage source on page 174](#page-173-0)) devices is different. PSpice requires a dimension specification of the form POLY(1), while SPICE does not.

PSpice produces basically the same results as SPICE. There can be some small differences, especially for values crossing zero, due to the corrections made for convergence problems.

The semiconductor device models are the same as in SPICE.

PSpice Reference Guide Commands

Analog devices

PSpice Reference Guide

Analog devices

Analog devices

This chapter describes the different types of analog devices supported by PSpice and PSpice A/D. These device types include analog primitives, independent and controlled sources, and subcircuit calls. Each device type is described separately, and each description includes the following information as applicable:

- A description and an example of the proper netlist syntax.
- The corresponding model types and their description.
- The corresponding list of model parameters and their descriptions.
- The equivalent circuit diagram and characteristic equations for the model (as required).
- References to publications that the model is based on.

These analog devices include all of the standard circuit components that normally are not considered part of the two-state (binary) devices that are found in the digital devices.

The model library consists of analog models of off-the-shelf parts that you can use directly in your circuit designs. Refer to the online Library List for available device models and the libraries they are located in. You can also implement models using the MODEL (model [definition\) on page 58](#page-57-1) statement and implement macromodels as subcircuits using the [.SUBCKT \(subcircuit\) on page 105](#page-104-0) statement.

The [Device types on page 134](#page-133-0) summary table lists all of the analog device primitives supported by PSpice A/D. Each primitive is described in detail in the sections following the table.

Device types

PSpice supports [Bipolar transistor on page 272](#page-271-0), many types of analog devices, including sources and general subcircuits. PSpice A/D also supports digital devices. The supported devices are categorized into device types. each of which can have one or more model types. For example, the BJT device type has three model types: NPN, PNP, and LPNP (Lateral PNP). The description of each devices type includes a description of any of the model types it supports.

The device declarations in the netlist always begin with the name of the individual device (instance). The first letter of the name determines the device type. What follows the name depends on the device type and its requested characteristics. Below is a summary of the device types and the general form of their declaration formats.

Analog device summary

PSpice Reference Guide

Analog device summary, *continued*

PSpice Reference Guide

Analog device summary, *continued*

GaAsFET

Model form . MODEL <model name> GASFET [model parameters]

Description The GaAsFET is modeled as an intrinsic FET using an ohmic resistance (RD/area) in series with the drain, another ohmic resistance (RS/area) in series with the source, and another ohmic resistance (RG) in series with the gate

Arguments and options

[area value] The relative device area. Its default value is 1.0.

Comments The LEVEL model parameter selects among different models for the intrinsic GaAsFET as follows:

LEVEL=1 "Curtice" model (see reference [1])

LEVEL=2 "Raytheon" or "Statz" model (see reference [3]), equivalent to the GaAsFET model in SPICE3

LEVEL=3 "TOM" model by TriQuint (see reference [4])

LEVEL=4 "Parker-Skellern" model (see reference [5] and [6])

LEVEL=5 "TOM-2" model by TriQuint (see reference [7])

LEVEL=6 "TOM-3" model by TriQuint

For more information, see [References on page 155](#page-154-0).

- Note: The TOM-2 model is based on the original TriQuint TOM model, retaining the desirable features of the TOM model, while improving accuracy in the subthreshold near cutoff and knee regions (Vds of 1 volt or less). Included are temperature coefficients related to the drain current and corrected behavior of the capacitance as a function of temperature.
- Note: The TOM-3 model uses quasi-static charge conservation in the implanted layer of MESFET to improve the accuracy of the capacitance equations.

Capture parts

The following table lists the set of GaAsFET breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters.

Setting operating temperature

Operating temperature can be set to be different from the global circuit temperature by defining one of the model parameters: T_ABS, T_REL_GLOBAL, or T_REL_LOCAL.

PSpice Reference Guide

Analog devices

Additionally, model parameters can be assigned unique measurement temperatures using the T_MEASURED model parameter.

Model Parameters

Table 2-1 GaAsFET model parameters for all levels

[.MODEL \(model definition\) on page 58](#page-57-1) statement.

Model parameter	Description	Units	Default
	level 1		
ALPHA	saturation voltage parameter	volt ⁻¹	2.0
LAMBDA	channel-length modulation	volt ⁻¹	$\overline{0}$
M	gate p-n grading coefficient		0.5
TAU	conduction current delay time	sec	$\overline{0}$
	level 2		
ALPHA	saturation voltage parameter	volt ⁻¹	2.0
B	doping tail extending parameter	volt ⁻¹	0.3
LAMBDA	channel-length modulation	volt ⁻¹	$\mathbf 0$
M	gate p-n grading coefficient		0.5
TAU	conduction current delay time	sec	$\mathbf 0$
VDELTA	capacitance transition voltage	volt	0.2
VMAX	capacitance limiting voltage	volt	0.5
	level ₃		
ALPHA	saturation voltage parameter	volt ⁻¹	2.0
BTRK	auxiliary parameter for Monte Carlo analysis*	amp/volt ³	$\overline{0}$
DELTA	output feedback parameter	(amp·volt) ⁻¹	0

Table 2-2 GaAsFET model parameters specific to model levels

Table 2-2 GaAsFET model parameters specific to model levels

Table 2-2 GaAsFET model parameters specific to model levels

Table 2-2 GaAsFET model parameters specific to model levels

Table 2-2 GaAsFET model parameters specific to model levels

1. See auxiliary model parameters BTRK, DVT, and DVTT.

Auxiliary model parameters BTRK, DVT, and DVTT

The parameters BTRK, DVT, and DVTT are auxiliary model parameters that are used to make the Monte Carlo analysis easier when using PSpice. In the analysis, these affect the parameters VTO and BETA as follows:

VTO = VTO + DVT + DVTT BETA = BETA + BTRK \cdot (DVT + DVTT)

In Monte Carlo analysis, DEV tolerances placed on the DVT or DVTT cause variations in both VTO and BETA. PSpice does not support correlated DEV variations in Monte Carlo analysis. Without DVT and DVTT, DEV tolerances placed on VTO and BETA can result in independent variations; there is a definite correlation between VTO and BETA on real devices.

The BTRK, DVT, and DVTT parameters are also used to provide tracking between distinct GaAsFETs, such as between depletion mode and enhancement mode. PSpice already provides a limited mechanism for this, but only allows one DEV and one LOT (or LOT/n and DEV/n) tolerance per model parameter. The added parameters circumvent this restriction by extending the capability of Monte Carlo to model correlation between the critical model parameters.

GaAsFET equations

The equations in this section describe an N-channel GaAsFET. The following variables are used:

- *Vgs* = intrinsic gate-intrit = area·(nsic source voltage
- Vgd = intrinsic gate-intrinsic drain voltage
- *Vds* = intrinsic drain-intrinsic source voltage
- *Cds* = drain-source capacitance
- *Cgs* = gate-source capacitance
- $Cgd = gate$ -drain capacitance
- $Vt = k \cdot T/q$ (thermal voltage)
- $k = Boltzmann constant$
- $q =$ electron charge
- $T =$ analysis temperature ($\textdegree K$)

Tnom= nominal temperature (set by using <u>.OPTIONS (analysis options)</u> on page 71 TNOM=)

Note: Positive current is current flowing into a terminal (for example, positive drain current flows from the drain through the channel to the source).

GaAsFET equations for DC current: all levels

 $Ig = gate current = area \cdot (Igs + Igd)$

- $Id =$ drain current = $area \cdot (Idrain Igd)$
- $Is = source current = area \cdot (-Idrain Igs)$

where

- $Igs = gate-source leakage current$
- $Igd = gate$ -drain leakage current

GaAsFET equations for DC current: specific to model levels

Levels 1, 2, 3, and 5

 $I_{\text{qs}} = IS \cdot (e^{\text{Vgs/(N \cdot Vt)}} - 1)$ $I_{\text{qd}} = IS \cdot (e^{\text{Vgd/(N \cdot Vt)}} - 1)$ **Level 4** $Igs = Igs_f + Igs_r$ where $Igs_f = IS \cdot \left| e^{i \left(\frac{f}{f} - 1 \right)} - 1 \right| + Vgs \cdot GMIN$ $Igsr = IBD \cdot 1 - e$ $\frac{Vgs}{N \cdot V_t}$ – 1 *Vgs* $-\frac{v_{B}^{3}}{\mathsf{VBD}}$

 $Igd = Igd_f + Igd_r$

where

$$
Igd_f = IS \cdot \left[e^{\frac{Vgd}{N \cdot V_t}} - 1\right] + Vgd \cdot GMIN
$$

$$
Igd_f = IBD \cdot \left[1 - e^{\frac{Vgd}{VBD}}\right]
$$

Level 1: Idrain

Normal mode: Vds ≥ 0

Case 1

for cutoff region: $Vgs - VTO < 0$

then: $Idrain = 0$

Case 2

```
for linear & saturation region: Vgs - VTO \ge 0
```
then:

$$
Idrain = BETA \cdot (1 + LAMBDA \cdot Vds) \cdot (Vgs - VTO)^2 \cdot tanh(ALPHA \cdot Vds)
$$

Inverted mode: Vds < 0

Switch the source and drain in the Normal mode equations.

Level 2: Idrain

Normal mode: Vds ≥ 0 Case 1 for cutoff region: $Vgs - VTO < 0$ then: $Idrain = 0$ **Case 2** for linear & saturation region: $Vgs - VTO \ge 0$ then: Idrain = BETA·(1+LAMBDA·Vds)·(Vgs-VTO)²·K_t/(1+B.(Vgs-VTO)) **Where** K_t is a polynomial approximation of $tanh$. *for linear region:* $0 < Vds < 3/ALPHA$ then $K_t = 1 - (1 - Vds \cdot ALPHA/3)^3$ *for saturation region:* $Vds \geq 3/ALPHA$ then $K_t = 1$ **Inverted mode: Vds < 0** Switch the source and drain in the Normal mode equations.

Level 3: Idrain

Normal mode: Vds 0

Case 1

for cutoff region: $Vgs - VTO < 0$

then: $Idrain = 0$

Case 2

for linear & saturation region: $Vgs - VTO \ge 0$

then:

```
Idrain = Idso/(1 + DELTAVds \cdot Idso)Where
    Idso = BETA \cdot (Vgs-V_{to})^Q \cdot K_tand
    V_{to} = VTO - GAMMA\cdotVds
       where
        K_t is same as of level 2.
```
Level 4: Idrain

Normal mode: Vds 0

$$
\text{Idrain} = \frac{Ids}{1 + \text{DELTA} \cdot p_{avg}}
$$

Vgst =Vgs-VTO- γ_{\parallel} · Vgd_{avg} - γ_{\parallel} · (Vgd-Vgd_{avg}) - η_{\parallel} · (Vgs-Vgs_{avg}) Vdst = Vds

Inverted mode: Vds < 0

Idrain = $\frac{-Ids}{1 + \text{DELTA} \cdot p_{avg}}$

Vgst = Vgd - VTO - γ If · Vgd_{avg} - γ hf · (Vgs - Vgd_{avg}) - η hf · (Vgd -Vgs_{avg})

Vdst = -Vds

where

$$
Ids = BETA \cdot (1 + LAMBDA \cdot Vdst) \cdot (Vgt^{Q} - (Vgt - Vdt)^{Q})
$$
\n
$$
Payg = Vds \cdot Ids - TAUD \cdot d/d_t(P_{avg})
$$
\n
$$
\gamma \text{If} = LFGAN - LFG1 \cdot \text{vgsavg} \cdot LFG2 \cdot \text{Vgdavg}
$$
\n
$$
Vgd_{avg} = Vgd - TAUG \cdot d/dt \text{Vgdavg} \quad \text{if} \cdot Vgd \le Vgs
$$
\n
$$
= Vgs - TAUG \cdot d/dt \text{Vgdavg} \quad \text{if} \cdot Vgs < Vgd
$$
\n
$$
\gamma \text{If} = HFGAN - HFGI \cdot \text{Vgsavg} - HFG2 \cdot \text{Vgd}_{avg}
$$

$$
\eta hf = HFETA + HFE1 \cdot Vgd_{avg} + HFE2 \cdot Vgs_{avg}
$$
\n
$$
Vgs_{avg} = Vgs - TAUG \cdot d/dt Vgsavg \qquad \text{if: Vgd < Vgs}
$$
\n
$$
= Vgd - TAUG \cdot d/dt Vgsavg \qquad \text{if: Vgs < Vgd}
$$

$$
\text{Vgt=}\quad \textbf{VST} \cdot (1 + \text{MVST} \cdot Vdst) \cdot \ln\left(\exp\left(\frac{Vgst}{\text{VST} \cdot (1 + \text{MVST} \cdot Vdst)}\right) + 1\right)
$$

$$
\mathsf{Vdt} = \frac{1}{2} \cdot \sqrt{(Vdp \cdot \sqrt{1+z} + Vsat)^2 + z \cdot Vsat^2} - \frac{1}{2} \cdot \sqrt{(Vdp \cdot \sqrt{1+z} - Vsat)^2 + z \cdot Vsat^2}
$$

$$
Vdp = Vdst \cdot \frac{P}{Q} \cdot \left(\frac{Vgt}{VBI - VTO}\right)^{P-Q}
$$

$$
\text{Vsat} = \frac{Vgt \cdot (Vgt \cdot \text{MXI} + \text{XI} \cdot (\text{VBI} - \text{VTO}))}{Vgt + Vgt \cdot \text{MXI} + \text{XI} \cdot (\text{VBI} - \text{VTO})}
$$

Level 5: Idrain

Normal mode: Vds 0

Case 1

For cutoff region: $Vgs - VTO + GAMMA \cdot Vds \leq 0$ AND $NG + ND \cdot Vds = 0$ then: $Idrain = 0$

For linear and saturation region:

 $\texttt{Vgs - VTO + GAMMA} \cdot \texttt{Vds} > 0 \ \texttt{OR NG + ND} \cdot \texttt{Vds} \neq 0$

then: Idrain = Idso $/(1 + DELTA \cdot Vds \cdot Idso)$

where

$$
\text{Idso} = \text{BETA} \cdot (Vg)^{\mathbf{Q}} \cdot \frac{\text{ALPHA} \cdot Vds}{\sqrt{1 + (\text{ALPHA} \cdot Vds)^2}}
$$

$$
\nabla g = \mathbf{Q} \cdot V_{st} \cdot \log \left(\exp \left(\frac{Vgs - (\mathbf{VTO} + \mathbf{GAMMA} \cdot Vds)}{\mathbf{Q} \cdot V_{st}} \right) + 1 \right)
$$

$$
V_{st} = (\mathbf{NG} + \mathbf{ND} \cdot Vds) \cdot \left(\frac{kT}{q}\right)
$$

Inverted mode: Vds < 0

Switch the source and drain in the Normal mode equations.

GaAsFET equations for capacitance

All capacitances are between terminals of the intrinsic GaAsFET (i.e., to the inside of the ohmic drain, source, and gate resistances).

All Levels

For all conditions:

Cds = area·**CDS**

Level1

 C_{gs} = gate-source capacitance

For: $Vgs \leq$ **FC** \cdot **VBI**

Cgs = area·**CGS**·(1-Vgs/**VBI**)-M

For: Vgs > **FC**·**VBI**

 $Cgs = area \cdot CGS \cdot (1 - FC) \cdot (1 + M) \cdot (1 - FC \cdot (1 + M) + M \cdot Vgs/VBI)$

 C_{ad} = gate-drain capacitance

For: $Vgd \leq$ **FC** \cdot **VBI**

 C_{nd} = $area \cdot CGD \cdot (1-\text{Vgd}/VBI)^{-M}$

For: Vgd > **FC**·**VBI**

 $Cgd = \text{area} \cdot \text{CGD} \cdot (1 - FC)^{-(1+M)} \cdot (1 - FC \cdot (1+M) + M \cdot \text{Vgd}/VB1)$

Levels 2, 3, and 5

```
Cgs = gate-source capacitance
```
 $Cgs = area \cdot (CGS \cdot K2 \cdot K1 / (1 - Vn/VBI)^{1/2} + CGD \cdot K3)$

Analog devices

C_{ad} = gate-drain capacitance

```
Cgd = area \cdot (CGS \cdot K3 \cdot K1 / (1 - Vn/VBI)^{1/2} + CGD \cdot K2)Where:
     K1 = (1 + (Ve-VTO)/((Ve-VTO)^{2}+VDELTA2)^{1/2})/2K2 = (1 + (Vqs-Vqd)/( (Vqs-Vqd)^{2} + (1/ALPHA)^{2})^{1/2})/2K3 = (1 - (Vqs-Vqd)/( (Vqs-Vqd)^{2} + (1/ALPHA)^{2})^{1/2})/2Ve = (\text{Vgs} + \text{Vgd} + ((\text{Vgs-Vgd})^2 + (1/\text{ALPHA})^2)^{1/2})/2if: 
     (Ve + VTO + ((Ve-VTO)<sup>2</sup>+VDELTA<sup>2</sup>)<sup>1/2</sup>)/2 < VMAX
     then Vn = (Ve + VTO + ((Ve-VTO)^{2}+VDELTA^{2})^{1/2})/2else Vn = VMAX
```
Level 4

Note: Charge storage is implemented using a modified Statz model.

Cgs = gate-source capacitance

Cgs =
$$
\frac{1}{2} \cdot K1 \cdot \left(1 + 2\text{ACGAM} + \frac{Vds}{\sqrt{Vds^2 + \alpha^2}}\right) + \frac{1}{2} \cdot \text{CGD} \cdot area \cdot \left(1 + 2\text{ACGAM} - \frac{Vds}{\sqrt{Vds^2 + \alpha^2}}\right)
$$

Cgd = gate-drain capacitance

Cgd =
$$
\frac{1}{2} \cdot K1 \cdot \left(1 - 2\text{ACGAM} - \frac{Vds}{\sqrt{Vds^2 + \alpha^2}}\right) + \frac{1}{2} \cdot \text{CGD} \cdot area \cdot \left(1 - 2\text{ACGAM} + \frac{Vds}{\sqrt{Vds^2 + \alpha^2}}\right)
$$

where:

$$
K1 = \frac{1}{2} \frac{\text{cgs}}{\sqrt{1 - V_{ge}/\text{VBI}}} \left[1 + \text{xc} + (1 - \text{xc}) \frac{V_{gn}}{\sqrt{V_{gn}^2 + 0.2^2}} \right]
$$

if: Vx < **FC**·**VBI** then $V_{\text{qe}} = V_{\text{X}}$ if: Vx **FC**·**VBI** then $V_{ge} = VBI\left|1 - \frac{4(1 - FC)^3}{V} \right|$ $2 - 3FC + \frac{V_x}{12}$ $-\frac{4(1-\text{FC})}{\left(2-3\text{FC}+\frac{V_x}{\text{VB}}\right)^2}$

$$
V_{x} = Vgs + ACGAM \cdot Vds - \frac{1}{2}(V_{gn} - \sqrt{V_{gn}^{2} + 0.2^{2}}) - \frac{1}{2}(V_{gn} - \sqrt{V_{gn}^{2} + 0.2^{2}})
$$

$$
V_{\text{gn}} = \left[(Vgs + \text{ACGAM}) \cdot Vds - \text{VTO} - \frac{1}{2} (Vds - \sqrt{Vds^2 + \alpha^2}) \right] \cdot (1 - \text{XC})
$$

where

$$
\alpha = \frac{xI}{xI + 1} \cdot \frac{vBI - vTO}{2}
$$

Note: If the source and drain potentials swap, the model reverses over a range set by α . The model maintains a straight line relation between gate-source capacitance and gate bias in the region $Vgs > FC \cdot VBI$.

GaAsFET equations for temperature effect

All Levels

```
VTO(T) = VTO+VTOTC \cdot (T-Thom)BETA(T) = BETA\cdot 1.01BETATCE·(T-Tnom)
IS(T) = IS \cdot e^{(T/Tnom-1) \cdot EG/(N \cdot Vt)} \cdot (T/Tnom)XTI/N
RG(T) = RG \cdot (1 + TRG1 \cdot (T - Thom))RD(T) = RD \cdot (1 + TRD1 \cdot (T - Tnom))RS(T) = RS \cdot (1 + TRS1 \cdot (T-Tnom))
```
Levels 1, 2, 3, and 4

```
CGS(T) = CGS \cdot (1+M \cdot (.0004 \cdot (T-Tnom) + (1-VBI(T) / VBI)))CGD(T) = CGD \cdot (1+M \cdot (.0004 \cdot (T-Tnom) + (1-VBI(T)/VBI)))VBI(T) = VBI·T/Tnom - 3 \cdot Vt \cdot ln(T/Thom) - EG(Tnom)·T/Tnom + EG(T)
    where:
    EG(T) = silicon bandgap energy = 1.16 - .000702 \cdot T^2 / (T + 1108)
```
Level 5

```
ALPHA(T) = ALPHA \cdot 1.01 ALPHATCE'<sup>(T-Tnom)</sup>
GAMMA(T) = GAMMA + GAMMATIC \cdot (T-Tnom)VBI(T) = VBI + VBITC \cdot (T-Tnom)
VMAX(T) = VMAX + VBITC \cdot (T-Tnom)CGS(T) = CGS \cdot (1 + CGSTCE \cdot (T-Tnom))CGD(T) = CGD \cdot (1 + CGDTCE \cdot (T-Tnom))
```
GaAsFET equations for noise

Noise is calculated assuming a 1.0-hertz bandwidth, using the following spectral power densities (per unit bandwidth).

Parasitic resistance thermal noise

```
\text{Is}^2 = 4 \cdot k \cdot \text{T} / (\text{RS/area})Id^2 = 4 \cdot k \cdot T / (RD/area)Iq^2 = 4 \cdot k \cdot T / RG
```
Intrinsic GaAsFET shot and flicker noise

```
Id^2 = 4 \cdot k \cdot T \cdot \text{cm} \cdot 2/3 + K F \cdot Id^{AF}/FREOUENCYwhere:
     gm = dIdrain/dVgs (at the DC bias point)
```
References

For more information on this GaAsFET model, refer to:

[1] W. R. Curtice, "A MESFET model for use in the design of GaAs integrated circuits," *IEEE Transactions on Microwave Theory and Techniques*, MTT-28, 448-456 (1980).

[2] S. E. Sussman-Fort, S. Narasimhan, and K. Mayaram, "A complete GaAs MESFET computer model for SPICE," *IEEE Transactions on Microwave Theory and Techniques*, MTT-32, 471-473 (1984).

[3] H. Statz, P. Newman, I. W. Smith, R. A. Pucel, and H. A. Haus, "GaAs FET Device and Circuit Simulation in SPICE," *IEEE Transactions on Electron Devices*, ED-34, 160-169 (1987).

[4] A. J. McCamant, G. D. McCormack, and D. H. Smith, "An Improved GaAs MESFET Model for SPICE," *IEEE Transactions on Microwave Theory and Techniques*, vol. 38, no. 6, 822-824 (June 1990).

[5] A. E. Parker and D. J. Skellern "Improved MESFET Characterization for Analog Circuit Design and Analysis," 1992 I*EEE GaAs IC Symposium Technical Digest*, pp. 225-228, Miami Beach, October 4-7, 1992.

[6] A. E. Parker, "Device Characterization and Circuit Design for High Performance Microwave Applications," IEE EEDMO'93, London, October 18, 1993.

[7] D. H. Smith, "An Improved Model for GaAs MESFETs," Publication forthcoming. (Copies available from TriQuint Semiconductors Corporation or Cadence.)

Capacitor

Arguments and options

```
(+) and (-) nodes
```
Define the polarity when the capacitor has a positive voltage across it. The first node listed (or pin one in Capture) is defined as positive. The voltage across the component is therefore defined as the first node voltage, less the second node voltage.

[model name]

If [model name] is left out, then <value> is the *capacitance* in farads. If [model name] is specified, then the value is given by the model parameters; see [Capacitor value formula on page 159](#page-158-0).

```
<initial value>
```
The initial voltage across the capacitor during the bias point calculation. It can also be specified in a circuit file using a .IC command as follows:

.IC V(+node, -node) <initial value>

Comments Positive current flows from the $(+)$ node through the capacitor to the $(-)$ node. Current flow from the first node through the component to the second node is considered positive.

> For details on using the .IC command in a circuit file, see [.IC \(initial bias point condition\) on page 49](#page-48-0) and refer to your *PSpice User's Guide* for more information.

The initial voltage across the capacitor can also be set in Capture by using the IC1 part if the capacitor is connected to ground or by using the IC2 part for setting the initial conditions between two nodes. These parts can be found in SPECIAL.OLB.

For more information about setting initial conditions, refer to your *PSpice User's Guide*.

Capture parts

For standard C parts, the effective value of the part is set directly by the VALUE property. For the variable capacitor, C_VAR, the effective value is the product of the base value (VALUE) and multiplier (SET).

In general, capacitors should have positive component values (VALUE property). In all cases, components must not be given a value of zero.

However, there are cases when negative component values are desired. This occurs most often in filter designs that analyze an RLC circuit equivalent to a real circuit. When transforming from the real to the RLC equivalent, it is possible to end up with negative component values.

PSpice A/D allows negative component values for bias point, DC sweep, AC, and noise analyses. A transient analysis may fail for a circuit with negative components. Negative capacitors may create instabilities in time that the analysis cannot handle.

Analog devices

Breakout parts

For non-stock passive and semiconductor devices, Capture provides a set of breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters. Another approach is to use the model editor to derive an instance model and customize this. For example, you could add device and/or lot tolerances to model parameters.

Basic breakout part names consist of the intrinsic PSpice A/D device letter plus the suffix BREAK. By default, the model name is the same as the part name and references the appropriate device model with all parameters set at their default. For instance, the DBREAK part references the DBREAK model which is derived from the intrinsic PSpice A/D D model (.MODEL DBREAK D).

For breakout part CBREAK, the effective value is computed from a formula that is a function of the specified VALUE property.

Capacitor model parameters

1. For information on T_MEASURED, T_ABS, T_REL_GLOBAL, and T_REL_LOCAL, see [.MODEL \(model definition\) on page 58.](#page-57-0)

Capacitor equations

Capacitor value formula

If *[model name]* is specified, then the value is given by:

```
\langle \text{value} \rangle \cdot C \cdot (1 + VC1 \cdot V + VC2 \cdot V^2) \cdot (1 + TC1 \cdot (T - Thom) + TC2 \cdot (T - Thom)^2)
```
where *<value>* is normally positive (though it can be negative, but *not* zero). *Tnom* is the nominal temperature (set using TNOM option).

Capacitor equation for noise

The capacitor does not have a noise model.

PSpice Reference Guide Analog devices

Diode

Description The diode is modeled as an ohmic resistance (RS/area) in series with an intrinsic diode. Positive current is current flowing from the anode through the diode to the cathode.

Arguments and options

<(+) node>

The anode.

<(-) node>

The cathode.

[area value]

Scales IS, ISR, IKF,RS, CJO, and IBV, and has a default value of 1. IBV and BV are both specified as positive values.

Capture parts

The following table lists the set of diode breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters.

Setting operating temperature

Operating temperature can be set to be different from the global circuit temperature by defining one of the model parameters: T_ABS, T_REL_GLOBAL, or T_REL_LOCAL. Additionally, model parameters can be assigned unique measurement temperatures using the T_MEASURED model parameter. For more information, see [Special considerations on](#page-63-0) [page 64](#page-63-0).

Diode model parameters

1. For more information on T_MEASURED, T_ABS, T_REL_GLOBAL, and T_REL_LOCAL, see [.MODEL \(model definition\) on page 58](#page-57-0).

Diode equations

The equations in this section use the following variables:

 $Vd = voltage across the intrinsic diode only$

Analog devices

- $q =$ electron charge
- $T =$ analysis temperature (K)

 $Tnom = nominal temperature (set using TNOM option)$

Other variables are listed in **Diode model parameters** on page 161.

Diode equations for DC current

```
Id = area<sup>·</sup>(Ifwd - Irev)
     Ifwd = forward current = Inrm·Kinj + Irec·Kgen
        Inrm = normal current = IS \cdot (e^{Vd/(N \cdot Vt)}-1)if: IKF > 0then: Kinj = high-injection factor = (\text{IKF}/(\text{IKF+Inrm}))^{1/2}else: Kinj = 1Irec = recombination current = ISR \cdot (e^{Vd/(NR \cdot Vt)} - 1)Kgen = generation factor = ((1-Vd/VJ)^{2}+0.005)^{M/2}Irev = reverse current = Irev<sub>high</sub> + Irev<sub>low</sub>Irev_{high} = IBV \cdot e^{-(Vd + BV)/(NBV \cdot Vt)}Irev_{low} = IBVL \cdot e^{-(Vd+BV)/(NBVL \cdot Vt)}
```
Diode equations for capacitance

Cd = Ct + *area*·Cj

 $Ct =$ transit time capacitance = $TT \cdot Gd$

 $Gd = DC$ conductance = area \cdot $\frac{d(lnrm f \cdot Kinj + Irec \cdot Kgen)}{dVd}$

 $Kinj = high-injection$

factor

 $Cj = CJO \cdot (1-Vd/VJ)^{M}$ IF: $Vd < FCVJ$ $Cj = CJO \cdot (1 - FC)^{-(1+M)} \cdot (1 FC \cdot (1+M)+M \cdot Vd/VJ)$ IF: $Vd > FC\cdot VJ$ Cj = junction capacitance

Diode equations for temperature effects

 $\text{IS}(T) = \text{IS} \cdot e^{(T/Tnom-1) \cdot \text{EG/(N} \cdot \text{Vt})} \cdot (T/Tnom)^{\text{XTIN}}$

 $ISR(T) = ISR \cdot e^{(T/Tnom-1) \cdot EG/(NR \cdot Vt)} \cdot (T/Tnom)^{X T I/NR}$

 $IKF(T) = IKF (1 + TIKF (T-Thom))$

 $BV(T) = BV(1 + TBV1 \cdot (T-Thom) + TBV2 \cdot (T-Thom)^2)$

 $RS(T) = RS \cdot (1 + TRS1 \cdot (T-Thom) + TRS2 \cdot (T-Thom)^2)$

 $VJ(T) = VJ \cdot T/Tnom - 3 \cdot Vt \cdot ln(T/Tnom) - Eg(Tnom) \cdot T/Tnom + Eg(T)$

Eg(T) = silicon bandgap energy = $1.16 - .000702 \cdot T^2/(T+1108)$

 $CIO(T) = CIO(1 + M(0.0004(T-Thom)+(1-vT(T)/VT)))$

Diode equations for noise

Noise is calculated assuming a 1.0-hertz bandwidth, using the following spectral power densities (per unit bandwidth).

- parasitic resistance thermal noise $In² = 4 \cdot k \cdot T/(RS/area)$
- intrinsic diode shot and flicker noise

 $In^2 = 2 \cdot q \cdot Id + KF \cdot Id^{AF}/FREQUENCY$

References

For a detailed description of p-n junction physics, refer to:

[1] A. S. Grove, *Physics and Technology of Semiconductor Devices*, John Wiley and Sons, Inc., 1967.

Also, for a generally detailed discussion of the U.C. Berkeley SPICE models, including the diode device, refer to, [2] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1988.

Voltage-controlled voltage source Voltage-controlled current source

Description The voltage-controlled voltage source (E) and the voltage-controlled current source (G) devices have the same syntax. For a voltage-controlled current source just substitute G for E. G generates a current, whereas E generates a voltage.

GT ANODE CATHODE VALUE = ${200E-6*PWR(V(1)*V(2), 1.5)}$ GLOSSY 5 0 LAPLACE $\{V(10)\} = \{exp(-sqrt(C*st(R+L*s)))\}$

Arguments and options

POLY(<value>)

Specifies the number of dimensions of the polynomial. The number of pairs of controlling nodes must be equal to the number of dimensions.

```
(+) and (-) nodes
```
Output nodes. Positive current flows from the (+) node through the source to the (-) node.

```
<(+) controlling node> and <(-) controlling node>
```
Are in pairs and define a set of controlling voltages. A particular node can appear more than once, and the output and controlling nodes need not be different. The TABLE form has a maximum size of 2048 input/output value pairs.

FREQ

If a DELAY value is specified, the simulator modifies the phases in the FREQ table to incorporate the specified delay value. This is useful for cases of tables which the simulator identifies as being noncausal. When this occurs, the simulator provides a delay value necessary to make the table causal. The new syntax allows this value to be specified in subsequent simulation runs, without requiring the user to modify the table.

If a KEYWORD is specified for FREQ tables, it alters the values in the table. The KEYWORD can be one of the following:

- MAG causes magnitude of frequency response to be interpreted as a raw value instead of dB.
- DB causes magnitude to be interpreted as dB (the default).
- RAD causes phase to be interpreted in radians.
- DEG causes phase to be interpreted in degrees (the default).
- R_I causes magnitude and phase values to be interpreted as real and imaginary magnitudes.

error= {<warn|error (<condition>, "<warning message>")}

This is an optional argument to be used when you want to throw a warning or an error message to the user. The warn and the error keywords indicate whether a warning or an error is to be displayed. While using this argument, ensure that the message statements are in one line. The message text should not be too long and entire argument including the message must be less than 132 characters.

During a simulation, if the warning condition specified in the Error statement is encountered, simulator displays the predefined warning message. In case error conditions are met, PSpice simulator will stop the simulation.

Important

Special characters, such as semi colon $($;), comma $($,), parenthesis, and curly braces should not be used within the error and warning message statements. In case any of these characters is used in the message statement, PSpice simulator will throw an invalid expression error.

Error conditions are not supported for digital values

Comments

The first form and the first two examples apply to the linear case; the second form and the third example are for the nonlinear case. The last five forms and examples are analog behavioral modeling (ABM) that have expression, look up table, Laplace transform, frequency response, and filtering. Refer to your *PSpice User's Guide* for more information on analog behavioral modeling.

Chebyshev filters have two attenuation values, given in dB, which specify the pass band ripple and the stop band attenuation. They can be given in either order, but must appear after all of the cutoff frequencies have been given. Low pass (LP) and high pass (HP) have two cutoff frequencies, specifying the pass band and stop band edges, while band pass (BP) and band reject (BR) filters have four. Again, these can be given in any order.

Note: You can get a list of the filter Laplace coefficients for each stage by enabling the LIST option in the Simulation Settings dialog box. (Click the Options tab, then select the Output file Category and select Device Summary.) The output is written to the .out file after the simulation is complete.

For the linear case, there are two controlling nodes and these are followed by the gain. For all cases, including the nonlinear case (POLY), refer to your *PSpice User's Guide*.

Expressions *cannot* be used for linear and polynomial coefficient values in a voltage-controlled voltage source device statement.

Analog devices

Basic SPICE polynomial expressions (POLY)

PSpice A/D (and SPICE) use the following syntax:

<controlled source> <connecting nodes>

+ POLY(<dimension>) <controlling input> <coefficients>

where

If the source is one-dimensional (there is only one controlling source), POLY(1) is required unless the linear form is used. If the source is multidimensional (there is more than one controlling source), the dimension needs to be included in the keyword, for instance POLY(2).

Caution must be exercised with the POLY form. For instance,

EWRONG 1 0 POLY(1) (1,0) .5 1.0

tries to set node 1 to .5 volts greater than node 1. In this case, any analyses which you specify will fail to calculate a result. In particular, PSpice A/D cannot calculate the bias point for a circuit containing EWRONG. This also applies to the VALUE form of EWRONG:

(EWRONG 1 0 VALUE = $\{0.5 * V(1)\}\$).

Basic controlled source properties

PSpice A/D has a built-in capability allowing controlled sources to be defined with a polynomial transfer function of any degree and any dimension. Polynomials have associated coefficients for each term. Consider a voltage-controlled source with voltages V_1 , V_2 , ... V_n . The coefficients are associated with the polynomial according to this convention:

```
Vout = P_0 +
P_1 \cdot V_1 + P_2 \cdot V_2 + \cdots P_n \cdot V_n +
P_{n+1} \cdot V_1 \cdot V_1 + P_{n+2} \cdot V_1 \cdot V_2 + \cdots P_{n+n} \cdot V_1 \cdot V_n +P_{2n+1} \cdot V_2 \cdot V_2 + P_{2n+2} \cdot V_2 \cdot V_3 + \cdots P_{2n+n-1} \cdot V_2 \cdot V_n +
                                     .
                                     .
                                     .
P_{n!/(2(n-2)!)+2n} \cdot V_n \cdot V_n +
P_{\text{n}!/(2(n-2)!)+2n+1} \cdot V_1^2 \cdot V_1 + P_{\text{n}!/(2(n-2)!)+2n+2} \cdot V_1^2 \cdot V_2 + \cdots.
                                     .
                                     .
```
The above is written for a voltage-controlled voltage source, but the form is similar for the other sources.

The POLY device types shown in [Basic controlled source properties on page 171](#page-170-0) are defined with a dimension of one, meaning there is only one controlling source. However, similar devices can be defined of any degree and dimension by creating parts with appropriate coefficient and TEMPLATE properties and the appropriate number of input pins.

The current-controlled device models (F, FPOLY, H, and HPOLY) contain a current-sensing voltage source. When netlisted, they generate two device declarations to the circuit file set: one for the controlled source and one for the independent current-sensing voltage source.

When defining a current-controlled source part of higher dimension, the TEMPLATE property must account for the same number of current-sensing voltage sources (equal to the

dimension value). For example, a two dimensional current-controlled voltage source is described by the following polynomial equation:

 V_{out} = C₀ + C₁I₁ + C₂I₂ + C₁₁I₁² + C₁₂I₁I₂ + C₂₂I₂²

To create the two dimensional HPOLY2 part, these properties must be defined:

```
COEFF0 = 1COEFF1 = 1COEFF2 = 1COEFF11 = 1COEFF12 = 1COEFF22 = 1COEFFS = @COEFF0 @COEFF1 @COEFF2 @COEFF11 @COEFF12 @COEFF22
TEMPLATE = H^@REFDES %5 %6 POLY(2) VH1^@REFDES VH2^@REFDES
      \n+ @COEFFS \nVH1^@REFDES %1 %2 0V \nVH2^@REFDES %3 %4 0V
```
The TEMPLATE definition is actually contained on a single line. The VH1 and VH2 fragments after the \n characters represent the device declarations for the two current-sensing voltage sources required by this part. Also, the part graphics must have the appropriate number of pins. When placing an instance of HPOLY2 in your schematic, the COEFF*n* properties must be appropriately set.

Implementation examples

Following are some examples of traditional SPICE POLY constructs and equivalent ABM parts which could be used instead.

Example 1: four-input voltage adder

This is an example of a device which takes four input voltages and sums them to provide a single output voltage.

The representative polynomial expression would be as follows:

 $V_{\text{out}} = 0.0 + (1.0)V_1 + (1.0)V_2 + (1.0)V_3 + (1.0)V_4$

The corresponding SPICE POLY form would be as follows:

```
ESUM 100 101 POLY(4) (1,0) (2,0) (3,0) (4,0) 0.0 1.0 1.0
+ 1.0 1.0
```
This could be represented with a single ABM expression device configured with the following expression properties:

EXP1 = $V(1,0)$ + $EXP2 = V(2,0) +$ EXP3 = $V(3, 0)$ + $EXP4 = V(4,0)$

Following template substitution for the ABM device, the output becomes:

 $V(OUT) = { V(1,0) + V(2,0) + V(3,0) + V(4,0) }$

Example 2: two-input voltage multiplier

This is an example of a device which takes two input voltages and multiplies them together resulting in a single output voltage.

The representative polynomial expression would be as follows:

 $V_{\text{out}} = 0.0 + (0.0)V_1 + (0.0)V_2 + (0.0)V_1^2 + (1.0)V_1V_2$

The corresponding SPICE POLY form would be as follows:

EMULT 100 101 POLY(2) (1,0) (2,0) 0.0 0.0 0.0 0.0 1.0

This could be represented with a single MULT device. For additional examples of a voltage multiplier device, refer to the Analog Behavioral Modeling chapter of your *PSpice User's Guide*.

Example 3: voltage squarer

This is an example of a device that outputs the square of the input value.

For the one-dimensional polynomial, the representative polynomial expression reduces to:

Vout = P_0 + $P_1 \cdot V$ + $P_2 \cdot V^2$ + ... $P_n \cdot V^n$

The corresponding SPICE POLY form would be as follows:

```
ESQUARE 100 101 POLY(1) (1,0) 0.0 0.0 1.0
```
This could be represented by a single instance of the MULT part, with both inputs from the same net. This results in the following:

 $V_{\text{out}} = (V_{\text{in}})^2$

Current-controlled current source Current-controlled voltage source

Description The Current-Controlled Current Source (F) and the Current-Controlled Voltage Source (H) devices have the same syntax. For a Current-Controlled Voltage Source just substitute an H for the F. The H device generates a voltage, whereas the F device generates a current.

Arguments and options

(+) and (-)

Output nodes. A positive current flows from the (+) node through the source to the (-) node. The current through the controlling voltage source determines the output current. The controlling source must be an independent voltage source (V device), although it need not have a zero DC value.

POLY(<value>)

Specifies the number of dimensions of the polynomial. The number of controlling voltage sources must be equal to the number of dimensions.

Comments The first General form and the first two examples apply to the linear case. The second form and the last example are for the nonlinear case.

For the linear case, there must be one controlling voltage source and its name is followed by the gain. For all cases, including the nonlinear case (POLY), refer to your *PSpice User's Guide*.

Note: In a current-controlled current source device statement, expressions cannot be used for linear and polynomial coefficient values.

Analog devices

Basic SPICE polynomial expressions (POLY)

For more information on the POLY form, see **Basic SPICE polynomial expressions (POLY)** on [page 170.](#page-169-0)

Flux source

General form $E_{name} < (+) _{mode} < (-) _{node} < F = { _{expression} }$ E<name> <(+) <node> <(-) node> $F = \{$ <expression> } + [error= {<warn (<condition>, "<warning statement>")} + error= {<error (<condition>, "<error statement>")}] **Examples** Ebl 4b 0 F= {(1e-1)*I(Ebl)}

Description The flux source can be modeled using a E- device. The output of a flux source modeled using a E device is a voltage calculated using the following equation.

$$
V = \frac{d\phi}{dt}
$$
 where ϕ is the flux.

Arguments and options

(+) and (-) nodes

Output nodes. Positive current flows from the (+) node through the source to the (-) node.

F

Specifies a Flux source.

```
error= {<warn|error (<condition>, "<statement>")}
```
This is an optional argument to be used when you want to throw a warning or an error message to the user. The warn and the error keywords indicate whether a warning or an error is to be displayed.

During simulation if the condition specified in the Error statement gets violated, simulator displays the predefined error or the warning statement.

Comments To simulate a charge source, instantiate the FLUX_GEN part from the FUNCTION library in your design.

The value of the source is defined by the value of the CHARGE parameter.

Charge source

General form $G_{max} < 4$ + $_{max} < 4$ + $_{max} < 4$ + $_{max} < 4$ + $_{max} < 3$ + $_{max} <$ </sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub></sub> G<name> <(+) <node> <(-) node> $Q = \{$ <expression> } + [error= {<warn (<condition>, "<warning statement>")} + error= {<error (<condition>, "<error statement>")}] **Examples** Gbc 2b $0 \ Q = \{(1e-3) * V(2b)\}$

Description A charge source can be modeled using a G device. The output of such a device is current source, calculated using the following equation.

$$
I = \frac{dq}{dt}
$$
 where q is the charge.

Arguments and options

```
(+) and (-) nodes
```
Output nodes. Positive current flows from the (+) node through the source to the (-) node.

Q

Specifies a voltage controlled charge source

```
error= {<warn|error (<condition>, "<statement>")}
```
This is an optional argument to be used when you want to throw a warning or an error message to the user. The warn and the error keywords indicate whether a warning or an error is to be displayed.

During simulation if the condition specified in the Error statement gets violated, simulator displays the predefined error or the warning statement.

Comments To simulate a charge source, instantiate the CHARGE_GEN part from the FUNCTION library in your design.

The value of the source is defined by the value of the CHARGE parameter.

Independent current source & stimulus Independent voltage source & stimulus

Description This element is a current source. Positive current flows from the (+) node through the source to the (-) node: in the first example, IBIAS drives node 13 to have a *negative* voltage. The default value is zero for the DC, AC, and transient values. None, any, or all of the DC, AC, and transient values can be specified. The AC phase value is in degrees. The pulse and exponential examples are explained later in this section.

Note: The independent current source & stimulus (I) and the independent voltage source & stimulus (V) devices have the same syntax. For an independent voltage source & stimulus just substitute a V for the I. The V device functions identically and has the same syntax as the I device, except that it generates voltage instead of current.
The variables TSTEP and TSTOP, which are used in defaulting some waveform parameters, are set by the **TRAN** (transient analysis) on [page 113](#page-112-0) command. TSTEP is <print step value> and TSTOP is <final time value>. The .TRAN command can be anywhere in the circuit file; it need not come after the voltage source.

Arguments and options

<stimulus name>

References a [.STIMULUS \(stimulus\) on page 104](#page-103-0) definition.

```
[transient specification]
```


Analog devices

Independent current source & stimulus (EXP)

Waveform parameters

Description The EXP form causes the current to be <i1> for the first <td1> seconds. Then, the current decays exponentially from <i1> to <i2> using a time constant of *<tc1>*. The decay lasts td2-td1 seconds. Then, the current decays from *<i2>* back to *<i1>* using a time constant of *<tc2>*. [Independent current source and](#page-182-0) [stimulus, exponential waveform formulas on page 183](#page-182-0) describe the EXP waveform.

Table 2-3 Independent current source and stimulus, exponential waveform formulas

Analog devices

Independent current source & stimulus (PULSE)

Description The PULSE form causes the current to start at $\langle i1 \rangle$, and stay there for <td> seconds. Then, the current goes linearly from <i1> to <i2> during the next <tr> seconds, and then the current stays at <i2> for <pw> seconds. Then, it goes linearly from <i2> back to <i1> during the next <tf> seconds. It stays at <i1> for per-(tr+pw+tf) seconds, and then the cycle is repeated except for the initial delay of <td> seconds. Independent current source and [stimulus pulse waveform formulas](#page-184-0) describe the PULSE waveform.

Table 2-4 Independent current source and stimulus pulse waveform formulas

Analog devices

Independent current source & stimulus (PWL)

n volt square wave (where *n* is 1, 2, 3, 4, then 5); 75% duty cycle; 10 cycles; 1 microseconds per cycle:

```
.PARAM N=1
.STEP PARAM N 1,5,1
V1 1 0 PWL
+ TIME_SCALE_FACTOR=1e-6 ;all time units are scaled to 
+ microseconds
+ REPEAT FOR 10<br>+ (.25, 0)(.26,
+ (.25, 0)(.26, {N})(.99, {N})(1, 0)<br>+ ENDREPEAT
      ENDREPEAT
```
5 volt square wave; 75% duty cycle; 10 cycles; 10 microseconds per cycle; followed by 50% duty cycle *n* volt square wave (where *n* is 1, 2, 3, 4, then 5) lasting until the end of simulation:

Assuming that a PWL specification has been given for a device to generate two triangular waveforms:

V3 1 0 PWL (1ms, 1)(2ms, 0)(3ms, 1)(4ms, 0)

Or, to replace the above with

V3 1 0 PWL FILE TRIANGLE.IN

where the file triangle.in would need to contain:

(1ms, 1)(2ms, 0)(3ms, 1)(4ms, 0)

Waveform parameters

1. <tn> and <n> cannot be expressions; <vn> may be an expression.

Description The PWL form describes a piecewise linear waveform. Each pair of timecurrent values specifies a corner of the waveform. The current at times between corners is the linear interpolation of the currents at the corners.

Arguments and options

<time_scale_factor> and/or <value_scale_factor>

Can be included immediately after the PWL keyword to show that the time and/or current value pairs are to be multiplied by the appropriate scale factor. These scale factors can be expressions, in which case they are evaluated once per outer simulation loop, and thus should be composed of expressions not containing references to voltages or currents.

<tn> and <in>

The transient specification corner points for the PWL waveform, as shown in the first example. The <*in*> can be an expression having the same restrictions as the scaling keywords, but <*tn*> must be a literal.

<file name>

The text file that supplies the time-current (<*tn*> <*in*>) pairs. The contents of this file are read by the same parser that reads the circuit file, so that engineering units (e.g., 10us) are correctly $interpreted.$ Note that the continuation $+$ signs in the first column are unnecessary and therefore discouraged.

A typical file can be created by editing an existing PWL specification, replacing all + signs with blanks (to avoid unintentional +time). Only numbers (with units attached) can appear in the file; expressions for <*tn*> and <*n*> values are invalid. All absolute time points in <*file name*> are with respect to the last (<*tn*> <*in*>) entered. All relative time points are with respect to the last time point.

REPEAT ... ENDREPEAT

These loops permit repetitions.

They can appear anywhere a (<*tn*> <*in*>) pair can appear. Absolute times within REPEAT loops are with respect to the start of the current iteration. The REPEAT ... ENDREPEAT specifications can be nested to any depth. Make sure that the current value associated with the beginning and ending time points (within the same REPEAT loop or between adjacent REPEAT loops), are the same when 0 is specified as the first point in a REPEAT loop.

<*n*>

A *REPEAT FOR -1 ... ENDREPEAT* is treated as if it had been *REPEAT FOREVER ... ENDREPEAT*. A *REPEAT FOR 0 ... ENDREPEAT* is ignored (other than syntax checking of the enclosed corner points).

Independent current source & stimulus (SFFM)

Description The SFFM (Single-Frequency FM) form causes the current, as illustrated below, to follow the formula:

Exit <mark>fransient_parameters</mark> Spec_type Other_info X_Axis Y_Axis
Display_help Hard_copy Cursor

Analog devices

Independent current source & stimulus (SIN)

General form SIN (<ioff> <iampl> <freq> <td> <df> <phase>) **Examples** ISIG 10 5 SIN(2 2 5Hz 1sec 1 30) **Waveform parameters**

Description The sinusoidal (SIN) waveform causes the current to start at <ioff> and stay there for <td> seconds.

> Then, the current becomes an exponentially damped sine wave. [Independent current source and stimulus sinusoidal waveform](#page-192-0) [formulas](#page-192-0) describe the SIN waveform.

Exit <mark>Transient_parameters</mark> Spec_type Other_info X_Axis Y_Axis Display_help Hard_copy Cursor

The SIN waveform is *for transient analysis only*. It does not have any effect on AC analysis. To give a value to a current during AC analysis, use an AC specification, such as:

IAC 3 0 AC 1mA

where IAC has an amplitude of one milliampere during AC analysis, and can be zero during transient analysis. For transient analysis use, for example:

ITRAN 3 0 SIN(0 1mA 1kHz)

where ITRAN has an amplitude of one milliampere during transient analysis and is zero during AC analysis. Refer to your *PSpice User's Guide*.

Junction FET

area) in series with the drain, and using another ohmic resistance (*RS*/ area) in series with the source. Positive current is current flowing into a terminal.

Arguments and options

[area value]

The relative device area. It has a default value of 1.0.

Capture parts

The following table lists the set of JFET breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters.

Setting operating temperature

Operating temperature can be set to be different from the global circuit temperature by defining one of the model parameters: T_ABS, T_REL_GLOBAL, or T_REL_LOCAL. Additionally, model parameters can be assigned unique measurement temperatures using the T_MEASURED model parameter. For more information, see [Model parameters.](#page-195-0)

PSpice Reference Guide Analog devices

Model parameters

Analog devices

see MODEL (model definition) on page 58..

Note: *VTO* < 0 means the device is a depletion-mode JFET (for both N-channel and P-channel) and *VTO* > 0 means the device is an enhancement-mode JFET. This conforms to U.C. Berkeley SPICE.

JFET equations

The equations in this section describe an N-channel JFET. For P-channel devices, reverse the sign of all voltages and currents.

The following variables are used:

- $Vqs =$ intrinsic gate-intrinsic source voltage
- V gd = intrinsic gate-intrinsic drain voltage
- $Vds =$ intrinsic drain-intrinsic source voltage
- $Cgs = gate-source capacitance$
- $Cqd = qate-drain capacitor$
- Vt $= k \cdot T/q$ (thermal voltage)
- $k =$ Boltzmann's constant
- $q =$ electron charge
- $T =$ analysis temperature ($\mathrm{P}(K)$)
- $Tnom = nominal temperature (set using TNOM option)$

Other variables are listed in [Model parameters](#page-195-0).

Note: Positive current is current flowing into a terminal (for example, positive drain current flows from the drain through the channel to the source).

JFET equations for DC current

All levels

Ig = gate current = *area·*(Igs + Igd) Igs = gate-source leakage current = In + $Ir·Kg$ In = normal current = IS·(*e*Vgs/(N·Vt)-1) Ir = recombination current = $ISR \cdot (e^{Vgs/(NR \cdot Vt)} - 1)$ Kg = generation factor = $((1-\text{Vgs}/\text{PB})^2+0.005)^{M/2}$ Igd = gate-drain leakage current = In + Ir·Kg + Ii In = normal current = $IS \cdot (e^{\text{Vgd/(N\cdot Vt)}-1})$

Ir = recombination current = $ISR \cdot (e^{Vgd/(NR \cdot Vt)} - 1)$ Kg = generation factor = $((1-\text{Vgd}/\text{PB})^2+0.005)^{M/2}$ Ii = impact ionization current for forward saturation region: $0 < V$ gs-VT $0 < V$ ds then: Ii = Idrain·ALPHA·vdif·*e*-VK/vdif where $vdiff = Vds - (Vqs-VTO)$ else: $\overline{1}i = 0$ Id = drain current = *area*·(Idrain-Igd) Is = source current = *area*·(-Idrain-Igs)

All levels: Idrain

Normal mode: Vds 0

Case 1

for cutoff region: $Vqs-VTO \leq 0$

then $Idrain = 0$

Case 2

for linear region: $Vds < Vgs-VTO$

```
then: Idrain = BETA \cdot (1+LAMBDA \cdot Vds) \cdot Vds \cdot (2 \cdot (Vgs-VTO) - Vds)
```
Case 3

for saturation region: $0 < V$ gs-VTO $< V$ ds

then: Idrain = BETA·(1+LAMBDA·Vds)·(Vqs-VTO)²

Inverted mode: Vds < 0

Switch the source and drain in the normal mode equations above.

JFET equations for capacitance

All capacitances are between terminals of the intrinsic JFET (that is, to the inside of the ohmic drain and source resistances).

Gate-source depletion capacitance

PSpice Reference Guide Analog devices

```
For: Vgs \leq FC \cdot PB\text{Cgs} = \text{area} \cdot \text{CGS} \cdot (1-\text{Vgs}/\text{PB})^{-M}For: Vqs > FC \cdot PBCgs = area \cdot CGS \cdot (1 - FC) \cdot (1+M) \cdot (1 - FC \cdot (1+M) + M \cdot Vgs / PB)
```
Gate-drain depletion capacitance

```
For: Vgd \leq FC \cdot PBCgd = \textit{area} \cdot \text{CGD} \cdot (1-\text{Vgd}/\text{PB})^{-M}For: Vqd > FC \cdot PBCgd = area \cdot \text{CGD} \cdot (1-\text{FC}) \cdot (1+M) \cdot (1-\text{FC} \cdot (1+M) + M \cdot \text{Vgd}/PB)
```
JFET equations for temperature effects

The drain and source ohmic (parasitic) resistances have no temperature dependence.

 $VTO(T) = VTO+VTOTC \cdot (T-Tnom)$ BETA (T) =BETA $\cdot 1.01$ BETATCE·(T-Tnom) IS(T)=IS· $e^{(T/Tnom-1)\cdot EG/(N\cdot Vt)} \cdot (T/Tnom)$ XTI/N where $EG = 1.11$ $ISR(T)=ISR\cdot e^{(T/Tnom-1)\cdot EG/(NR\cdot Vt)}\cdot(T/Tnom)$ XTI/NR where $EG = 1.11$ PB (T) =PB·T/Tnom - 3·Vt· $ln(T/Trom)$ - Eg(Tnom)·T/Tnom + Eg(T) where Eg(T) = silicon bandgap energy = $1.16 - 0.00702 \cdot T^2 / (T + 1108)$ $CGS(T) = CGS \cdot (1+M \cdot (.0004 \cdot (T-Thom) + (1-PB(T)/PB)))$ $CGD(T) = CGD \cdot (1+M \cdot (.0004 \cdot (T-Tnom) + (1-PB(T)/PB)))$

JFET equations for noise

Noise is calculated assuming a 1.0-hertz bandwidth, using the following spectral power densities (per unit bandwidth).

Parasitic resistance thermal noise

 Is^2 = 4 · *k*·T/(RS/*area*)

Id2= 4*·k·*T/(RD/*area*)

Intrinsic JFET shot and flicker noise

Idrain2= 4*·k·*T·gm·2/3 + KF·IdrainAF/FREQUENCY where $gm = dIdrain/dvgs$ (at the DC bias point)

Reference

For more information about the U.C. Berkeley SPICE models, including the JFET device, refer to:

[1] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1988.

Coupling

This device can be used to define coupling between inductors (transformers) or between transmission lines. This device also refers to a nonlinear magnetic core (CORE) model to include magnetic hysteresis effects in the behavior of a single inductor (winding), or in multiple coupled windings.

PSpice Reference Guide Analog devices

Inductor coupling

Arguments and options

K<name> L<inductor name>

Couples two or more inductors.

Using the "Dot" convention, place a "DOT" on the first node of each inductor. For example:

I1 1 0 AC 1mA L1 1 0 10uH L2 2 0 10uH R2 2 0 .1 K12 L1 L2 1

The current through L2 is in the opposite direction as the current through L1. The polarity is determined by the order of the nodes in the L devices and not by the order of inductors in the K statement.

<coupling value>

This is the coefficient of mutual coupling, which must be between 0 and 1.0.

This coefficient is defined by the equation

 $\{\text{coupling value}\} = \text{Mij} / (\text{Li} \cdot \text{Lj})^{1/2}$

where

 $L_i, L_j = a$ coupled-pair of inductors

 M_{ij} = the mutual inductance between L_i and L_j

For transformers of normal geometry, use 1.0 as the value. Values less than 1.0 occur in air core transformers when the coils do not completely overlap.

<model name>

If *<model name>* is present, four things change:

- The mutual coupling inductor becomes a nonlinear, magnetic core device. The magnetic core's B-H characteristics are analyzed using either the Jiles-Atherton model (see [Inductor coupling: Jiles-](#page-208-0)[Atherton model\)](#page-208-0) or the Spice Plus model (see "Inductor coupling: [Spice Plus model."\)](#page-210-0).
- The inductors become windings, so the number specifying inductance now specifies the number of turns.
- The list of coupled inductors could be just one inductor.
- A model statement is required to specify the model parameters.

[size value]

Has a default value of 1.0 and scales the magnetic cross-section. It is intended to represent the number of lamination layers, so only one model statement is needed for each lamination type. For example:

Here is a Probe B-H display of 3C8 ferrite (Ferroxcube).

Comments The linear branch relation for transient analysis is

$$
\mathsf{V}_{\mathsf{i}} = \mathsf{L}_{\mathsf{i}} \cdot \frac{d \mathsf{I}_{\mathsf{i}}}{dt} + \mathsf{M}_{\mathsf{i}\mathsf{j}} \cdot \frac{d \mathsf{I}_{\mathsf{j}}}{dt} + \mathsf{M}_{\mathsf{i}\mathsf{k}} \cdot \frac{d \mathsf{I}_{\mathsf{k}}}{dt} + \cdots
$$

For U.C. Berkeley SPICE2: if there are several coils on a transformer, then there must be K statements coupling all combinations of inductor pairs. For instance, a transformer using a center-tapped primary and two secondaries could be written:

```
* PRIMARY
L1 1 2 10uH
L2 2 3 10uH
* SECONDARY
L3 11 12 10uH
L4 13 14 10uH
* MAGNETIC COUPLING
K12 L1 L2 1
K13 L1 L3 1
K14 L1 L4 1
K23 L2 L3 1
K24 L2 L4 1
K34 L3 L4 1
```
This older technique is still supported, but *not required*, for simulation. The same transformer can also be written:

* PRIMARY L1 1 2 10uH L2 2 3 10uH * SECONDARY L3 11 12 10uH L4 13 14 10uH * MAGNETIC COUPLING KALL L1 L2 L3 L4 1

Note: Do not mix the two techniques.

The simulator uses either the Jiles-Atherton model (see [2-5](#page-208-0)) or SpicePlus model (see ["Inductor coupling: Spice Plus model."](#page-210-0)) to analyze the B-H curve of the magnetic core and calculate values for inductance and flux for each of the windings.

The state of the nonlinear core can be viewed in Probe by specifying *B(Kxxx*) for the magnetization or *H(Kxxx)* for the magnetizing influence. These values are not available for **PRINT** (print) on page 84 or [.PLOT \(plot\) on page 82](#page-81-0) output.

Capture parts

See your *PSpice User's Guide* for information about using nonlinear magnetic cores with transformers.

Breakout parts

For non-stock passive and semiconductor devices, Capture provides a set of breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters. Another approach is to use the model editor to derive an instance model and customize this. For example, you could add device and/or lot tolerances to model parameters.

Basic breakout part names consist of the intrinsic PSpice A/D device letter plus the suffix BREAK. By default, the model name is the same as the part name and references the appropriate device model with all parameters set at their default. For instance, the DBREAK part references the DBREAK model which is derived from the intrinsic PSpice A/D D model (.MODEL DBREAK D)

Using the KBREAK part

The inductor coupling part, KBREAK, can be used to couple up to six independent inductors on a schematic. A MODEL property is provided for using nonlinear magnetic core (CORE) models, if desired. By default, KBREAK references the KBREAK model contained in breakout.lib; this model, in turn, uses the default CORE model parameters.

The KBREAK part can be used to:

- Provide linear coupling between inductors.
- Reference a CORE model in a configured model library file.
- Define a user-defined CORE model with custom model parameter values.

The dot convention for the coupling is related to the direction in which the inductors are connected. The dot is always next to the first pin to be netlisted. For example, when the inductor part L is placed without rotation, the dotted pin is the left one. Rotate on the Edit menu (C+r) rotates the inductor $+90^{\circ}$, making this pin the bottom pin.

For nonlinear coupling

L1 must have a value; the rest may be left blank. The model must reference a CORE model such as those contained in MAGNETIC.LIB or other user-defined models. VALUE is set to the number of windings.

For linear coupling

L1 and at least one other Li must have values; the rest may be left blank. The model reference must be blank. VALUE must be in Henries.

Inductor coupling (and magnetic core)

PSpice supports two models for inductor coupling. These are:

- [Inductor coupling: Jiles-Atherton model on page 209](#page-208-0)
- [Inductor coupling: Spice Plus model on page 211](#page-210-0)

Inductor coupling: Jiles-Atherton model

In PSpice, the Jiles-Atherton model is supported as level 2 model. The model parameters are listed below.

1. See [.MODEL \(model definition\) on page 58](#page-57-0).

2. Flux is proportional to PACK.

The Jiles-Atherton model is based on existing ideas of domain wall motion, including flexing and translation. The model derives an anhysteric magnetization curve by using a mean field technique, in which any domain is coupled to the magnetic field (H) and the bulk magnetization (M). This anhysteric value is the magnetization that would be reached in the absence of domain wall pinning. Hysteresis is modeled by the effects of pinning of domain walls on material defect sites. This impedance to motion and flexing due to the differential field exhibits all of the main features of real, nonlinear magnetic devices, such as the initial magnetization curve (initial permeability), saturation of magnetization, coercivity, and hysteresis loss.

A magnetic material that is comprised of loosely coupled domains has an equilibrium B-H curve, called the anhysteric. This curve is the locus of B-H values generated by superimposing a DC magnetic bias and a large AC signal that decays to zero. It is the curve representing minimum energy for the domains and is modeled, in theory, by

 M_{an} = MS \cdot H/(|H| + A)

where

*M*an = the anhysteric magnetization *MS*= the saturation magnetization $H =$ the magnetizing influence (after GAP correction) $A = a$ thermal energy parameter

For a given magnetizing influence (H) , the anhysteric magnetization is the global flux level the material would attain if the domain walls could move freely. The walls, however, are stopped or pinned on dislocations in the material. The wall remains pinned until enough magnetic potential is available to break free, and travel to the next pinning site. The theory supposes a mean energy required, per volume, to move domain walls. This is analogous to mechanical drag. A simplified equation of this is

change-in-magnetization = potential/drag

The irreversible domain wall motion can, therefore, be expressed as

 $dM_{irr}/dH = (M_{an} - M)/K$

where *K* is the pinning energy per volume (drag).

Reversible wall motion comes from flexing in the domain walls, especially when it is pinned at a dislocation due to the magnetic potential (that is, the magnetization is not the anhysteric value).

The theory supposes spherical flexure to calculate energy values and arrives at the (simplified) equation:

 $dM_{\text{rev}}/dH = C \cdot d(M_{\text{an}}-M)/dH$

where *C* is the domain flexing parameter.

The equation for the total magnetization is the sum of these two state equations:

 $dM/dH = (1/(1 + C)) \cdot (M_{an} - M)/K) + (C/(1 + C)) \cdot dM_{an}/dH$

Including air-gap effects in the inductor coupling model

If the gap thickness is small compared with the other dimensions of the core, you can assume that all of the magnetic flux lines go through the gap directly and that there is little fringing flux

(having a modest amount of fringing flux only increases the effective air-gap length). Checking the field values around the entire magnetic path gives the equation:

```
Hcore \cdot Lcore + Hqap \cdot Lqap = n \cdot I
```
where n·I is the sum of the amp-turns of the windings on the core. Also, the magnetization in the air-gap is negligible, so that $Bgap = Hgap$ and $Bgap = Bcore$. These combine in the previous equation to yield:

```
Hcore·Lcore + Bcore·Lgap = n·I
```
This is a difficult equation to solve, especially for the Jiles-Atherton model, which is a state equation model rather than an explicit function (which one would expect, because the B-H curve depends on the history of the material). However, there is a graphical technique that solves for Bcore and Hcore, given $n \cdot I$, which is to:

- **1.** Take the non-gapped B-H curve.
- **2.** Extend a line from the current value of $n \cdot I$ having a slope of $-Lcore/Lgap$ (this would be vertical if $Lqap = 0$).
- **3.** Find the intersection of the line using the B-H curve.

The intersection is the value for Bcore and Hcore for the $n \cdot I$ of the gapped core. The $n \cdot I$ value is the apparent or external value of Hcore, but the real value of Hcore is less. The result is a smaller value for Bcore and for the sheared-over B-H curves of a gapped core. The simulator implements the numerical equivalent of this graphical technique.

The resulting B-H values are recorded in the Probe data file as B_{core} and H_{apparent} .

Getting core inductor coupling model values

Characterizing core materials can be performed using Parts, and verified by using PSpice and Probe. The model uses MKS (metric) units, however the results for Probe are converted to Gauss and Oersted, which can be displayed using $B(Kxxx)$ and $H(Kxxx)$. The traditional B-H curve is made by a transient run, ramping current through a test inductor, then displaying $B(Kxxx)$ and setting the X axis to $H(Kxxx)$.

For more information on the Jiles-Atherton model, see Reference [1] of References on [page 218.](#page-217-0)

Inductor coupling: Spice Plus model

Spice Plus models are treated as level 3 models in PSpice.

Winding in Spice Plus models

Analog devices

In PSpice windings are expressed using the L device.

The general syntax used is:

K1 L1 L2 1.0 N1

The magnetic core model parameters based on Spice plus model are listed below:

For Nonlinear Ferrite cores path length represented by LENGTH is used instead of the inner and outer diameters. The following figure illustrates the diameters and area specifications. Geometry of Cores

The formula used to calculate magnetic path length is:

 $(OD + ID)$ π $\overline{2}$

Apart from the magnetic path length calculation, there is no difference between the toroidal and nonlinear ferrite core models.

Defining Static Behavior

In Spice Plus core models, following three parameters describe the DC hysteresis loop:

- *Br* is the permanent flux density (where the loop intersects the y-axis).
- *Bm* is the saturation flux density.
- *Hc* is the coercive magnetic force at 0 (where the loop intersects the x-axis).

These parameters must be specified in CGS (centimeter-gram-second) units. The figure below illustrates the static B-H hysteresis loop parameters.

Converting Units

You can use the following table to convert units in data sheets to the unit used in the menu, and vice-versa. The table gives conversion factors for changing between MKS, CGS, and FPS units.

Analog devices

Core Model Theory

The ideal core has no current or voltage dependency; it is perfectly linear and never saturates. In a core constructed out of non-linear material, however, the effective inductance of a coil depends upon the current through the coil and on the history of the magnetizing currents applied to the coil. The permeability (change in flux density per change in magnetic field strength) varies as a function of magnetic field strength, and depends upon the previous application of magnetic fields.

To describe the behavior of a non-linear material, the flux density (B) is plotted as a function of field strength (H). In such a representation, the permeability (μ) is the slope of the B-H curve. Assuming an initially demagnetized core, the flux density rises steeply as field strength increases, until the saturation region of the material is approached. Physically, saturation of a non-linear material occurs as the majority of magnetic moments within the core become aligned with the magnetic field. Upon saturation, the flux density reaches a limiting value (Bm) which remains constant with further increases in field strength.

If the field strength is reduced following saturation of the core, the B-H curve follows a different path, returning to a positive finite value of magnetization as H falls to zero. The flux density remaining in the core following saturation defines the remanent point (Br) of the B-H curve. To reduce the value of B to zero once the core has been magnetized, a negative field strength must be applied to the material. The value of the field strength required to return the flux density to zero defines the coercive point (Hc) of the B-H loop.

The B-H characteristic of a magnetic material forms a symmetrical curve, so that if the magnetic field strength is increased in the negative direction, the flux density eventually reaches a limiting value of negative Bm. Like the positive characteristic, the negative B-H curve returns to a remaining point (minus Br) when H is reduced to zero, and requires a magnetic field of value Hc to return the magnetic flux density to zero. The total B-H characteristic of a material will form a hysteresis loop, as shown in Figure 2-2.

Limitations of Spice Plus Core Model

The following limitations apply Spice Plus level3 core model:

- **1.** The Spice Plus cores are static DC models. Frequency of operation during the simulation does not affect the B-H characteristic.
- **2.** The Spice Plus core model defines saturation flux density (Bm) as an asymptote, or limiting value to the B-H curve.

Core manufacturers typically define saturation as a point on the B-H curve above which the core's loss of permeability begins to severely impact the intended application.

If you copy Bm values directly from the tables in manufacturers' databooks the Spice Plus core models will yield unexpectedly low Bm values. To account for the different definitions of saturation density, do not use the Bm values listed in the databook tables; instead read Bm values from the saturated regions of the accompanying B-H plots.

3. The air-gap model is inaccurate under DC and very low frequency operation (usually < 100 Hz).

The inaccuracy is caused by a one milliohm resistor placed in series with the core inductance. To ensure accurate modeling of air gap, make sure that one of the following conditions is met:

- **a.** The winding resistance is greater than or equal to 100 milliohms.
- **b.** The inductive component of the impedance (Z_l) is greater than or equal to 100 milliohms. The magnitude of the inductive component of the impedance is given as:

 $|Z_L| = \omega \times L_{eq}$

where ω is radian frequency, and L_{eq} is equivalent inductance.

Replacing L_{eq} with an equivalent expression (2 μ An) yields:

 $|z_L| = 2\omega \mu A n / L$

where μ is permeability, A is area, n is number of turns and L is length.

4. Circuits containing cores with Bm greater than 10⁶ x Hc sometimes have convergence problems.

If you encounter convergence problems when modeling a core with very high saturation flux and very low density, substitute an ideal core, which models infinite saturation flux and zero coercive force.

Transmission line coupling

If a *K* device is used to couple two transmission lines, then two coupling parameters are required.

1. Length units must be consistent using the LEN parameter for the transmission lines being coupled.

These parameters can be thought of as the off-diagonal terms of a capacitive coupling matrix, $[C]$, and an inductive coupling matrix, [L], respectively. [C] and [L] are both symmetric matrices, and for two coupled lines, the following relationships hold:

Cm = C12 = C21 and *Lm = L12 = L21*

 C_{12} represents the charge induced on the first conductor when the second conductor has a potential of one volt. In general, for a system of N coupled lines, C_{ij} is the charge on the ith conductor when the jth conductor is set to one volt, and all other conductors are grounded. The diagonal of the matrix is determined with the understanding that the self-capacitance is really the capacitance between the conductor and ground, so that:

 $C_{ii} = C_{i} + \sum |C_{ii}|$
where C_{ig} is equal to the capacitance per unit length for the ith transmission line, and is provided along with the T device that describes the ith line. The simulator calculates C_{ii} from this.

The values of Cij in the matrix are negative values. Note that the simulator assigns -|*Cm*| to the appropriate C_{ii} , so that the sign used when specifying C_{mi} is ignored.

 L_{12} is defined in terms of the flux between the 1st conductor and the ground plane, when the 2nd conductor carries a current of one ampere. If there are more than two conductors, all other conductors are assumed to be open.

 L_{11} is equal to the inductance per unit length for the 1st line and is obtained directly from the appropriate T device.

Example

The following circuit fragment shows an example using two coupled lines:

T1 1 0 2 0 R=.31 L=.38u G=6.3u C=70p LEN=1 T2 3 0 4 0 R=.29 L=.33u G=6.0u C=65p LEN=1 K12 T1 T2 Lm=.04u Cm=6p

This fragment leads to the following [C] and [L]:

The model used to simulate this system is based on the approach described by Tripathi and Rettig in Reference [1] of [References on page 218](#page-217-0) and is extended for lossy lines by Roychowdhury and Pederson in Reference [2]. The approach involves computing the system propagation modes by extracting the eigenvalues and eigenvectors of the matrix product $[L][C].$

Note: This model is not general for lossy lines.

Lossy lines

For the lossy line case, the matrix product to be decoupled is actually:

[R+sL][G+sC]

where:

 $s =$ the Laplace variable

 $R =$ the resistance per unit length matrix

 $G =$ the conductance per unit length matrix.

The modes obtained from [L][C] represent a high frequency asymptote for this system. Simulation results should be good approximations for low-loss lines. However, as shown in reference [2], the approximation becomes exact for homogeneous, equally-spaced lossy lines, provided that coupling beyond immediately adjacent lines is negligible (i.e., the coupling matrices are tridiagonal and Toeplitz).

Note: Coupled ideal lines can be modeled by setting R and G to zero. The Z0/TD parameter set is not supported for coupled lines.

References

For a further description of the Jiles-Atherton model, refer to:

[1] D.C. Jiles, and D.L. Atherton, "Theory of ferromagnetic hysteresis," *Journal of Magnetism and Magnetic Materials*, 61, 48 (1986).

For more information on transmission line coupling, refer to:

[1] Tripathi and Rettig, "A SPICE Model for Multiple Coupled Microstrips and Other Transmission Lines," *IEEE MTT-S Internal Microwave Symposium Digest*, 1985.

[2] Roychowdhury and Pederson, "Efficient Transient Simulation of Lossy Interconnect," Design Automation Conference, 1991.

Inductor

Arguments and options

 $(+)$ and $(-)$ nodes

Define the polarity when the inductor has a positive voltage across it.

The first node listed (or pin one in Capture), is defined as positive. The voltage across the component is therefore defined as the first node voltage less the second node voltage.

Positive current flows from the (+) node through the inductor to the (-) node. Current flow from the first node through the component to the second node is considered positive.

[model name]

If *[model name]* is left out, then the effective value is *<value>*.

If *[model name]* is specified, then the effective value is given by the model parameters; see [Inductance value formula on page 222.](#page-221-0)

If the inductor is associated with a Core model, then the effective value is the number of turns on the core. Otherwise, the effective value is the inductance. See the Model Form statement for the K device in [Coupling on page 202](#page-201-0) for more information on the Core model.

<initial value>

Is the initial current through the inductor during the bias point calculation.

It can also be specified in a circuit file using a .IC statement as follows:

.IC I(L<*name*>) <*initial value*>

For details on using the .IC statement in a circuit file, see [.IC \(initial bias point condition\) on page 49](#page-48-0) and refer to your *PSpice User's Guide* for more information.

Capture parts

For standard L parts, the effective value of the part is set directly by the VALUE property.

In general, inductors should have positive component values (VALUE property). In all cases, components must not be given a value of zero.

However, there are cases when negative component values are desired. This occurs most often in filter designs that analyze an RLC circuit equivalent to a real circuit. When transforming from the real to the RLC equivalent, it is possible to end up with negative component values.

PSpice A/D allows negative component values for bias point, DC sweep, AC, and noise analyses. A transient analysis may fail for a circuit with negative components. Negative inductors may create instabilities in time that the analysis cannot handle.

Breakout parts

For non-stock passive and semiconductor devices, Capture provides a set of breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters. Another approach is to use the model editor to derive an instance model and customize this. For example, you could add device and/or lot tolerances to model parameters.

Basic breakout part names consist of the intrinsic PSpice A/D device letter plus the suffix BREAK. By default, the model name is the same as the part name and references the appropriate device model with all parameters set at their default. For instance, the DBREAK part references the DBREAK model, which is derived from the intrinsic PSpice A/D D model (.MODEL DBREAK D).

For breakout part LBREAK, the effective value is computed from a formula that is a function of the specified VALUE property.

PSpice Reference Guide

Analog devices

1. For information on T_MEASURED, T_ABS, T_REL_GLOBAL, and T_REL_LOCAL, see [.MODEL \(model definition\) on page 58](#page-57-0).

Inductor equations

Inductance value formula

If [*model name*] is specified, then the effective value is given by:

 $\langle \text{value} \rangle \cdot L \cdot (1+IL1 \cdot I+IL2 \cdot I2) \cdot (1+TC1 \cdot (T-Thom) +TC2 \cdot (T-Thom)2)$

where *<value>* is normally positive (though it can be negative, but *not* zero). *Tnom* is the nominal temperature (set using TNOM option).

Inductor equation for noise

The inductor does not have a noise model.

Inductor as Winding

Arguments and options

 $(+)$ and $(-)$ nodes

Define the polarity when the inductor has a positive voltage across it.

The first node listed (or pin one in Capture), is defined as positive. The voltage across the component is therefore defined as the first node voltage less the second node voltage.

Positive current flows from the (+) node through the inductor to the (-) node. Current flow from the first node through the component to the second node is considered positive.

<TURNS>

Defines the number of windings around the core

[RESIS]

Defines the winding resistance.

[IC]

Defines the initial current through the inductor.

Example of windings coupled to a core

A sample of Spice plus level-1 core model with multiple windings is shown below.

```
L1 2 0 103 resis=40m
L2 6 0 5 resis=40m
K1 L1 L2 1.0 N1
.model N1 core(Level=3 od=2.88 id=0.0 area=1.38 gap=0.04 br=2300 bm=4850 
+hc=0.188)
```
To know more about .MODEL, see [.MODEL \(model definition\) on page 58.](#page-57-0)

MOSFET

Description The MOSFET is modeled as an intrinsic MOSFET using ohmic resistances in series with the drain, source, gate, and bulk (substrate). There is also a shunt resistance (RDS) in parallel with the drain-source channel.

Arguments and options

L and W

are the channel length and width, which are decreased to get the effective channel length and width. They can be specified in the device, [.MODEL \(model definition\) on page 58,](#page-57-0) or [.OPTIONS \(analysis options\) on page 71](#page-70-0) statements. The value in the device statement supersedes the value in the model statement, which supersedes the value in the .OPTIONS statement. Defaults for L and W can be set in the .OPTIONS statement. If L or W defaults are not set, their default value is 100 u.

- Note: *[L=<value>] [W=<value>]* cannot be used in conjunction with Monte Carlo analysis.
- AD and AS

The drain and source diffusion areas. Defaults for AD and AS can be set in the .OPTIONS statement. If AD or AS defaults are not set, their default value is 0.

PD and PS

The drain and source diffusion perimeters. Their default value is 0.

NRD, NRS, NRG, and NRB

Multipliers (in units of squares) that can be multiplied by RSH to yield the parasitic (ohmic) resistances of the drain (RD), source (RS), gate (RG), and substrate (RB), respectively. NRD, NRS, NRG, and NRB default to 0.

Consider a square sheet of resistive material. Analysis shows that the resistance between two parallel edges of such a sheet depends upon its composition and thickness, but is *independent* of its size as long as it is *square*. In other words, the resistance will be the same whether the square's edge is 2 mm, 2 cm, or 2 m. For this reason, the sheet resistance of such a layer, abbreviated RSH on page 240, has units of ohms per square.

M (NP)

A parallel device multiplier (default $= 1$), which simulates the effect of multiple devices in parallel. (NP is an alias for M.)

The effective width, overlap and junction capacitances, and junction currents of the MOSFET are multiplied by M. The parasitic resistance values (e.g., RD and RS) are divided by M. Note the third example: it shows a device twice the size of the second example.

N (NS)

A series device multiplier (default value= 1.0) for the Level 5 model only, which simulates an approximation of the effect of multiple devices in series. NS is an aliased name for N.

There are some things to keep in mind while using this parameter. The parameter N is used to derive the effective length, Leff = $N \cdot$ (L+DL), of a transistor drawn as N elements of width W and length L in series (in other words, the drain of element [K] is the source of element [K+1], and the gates are tied together). The short-channel effects included in the pinch-off voltage calculation, however, are evaluated using the effective length L+DL of each element. Except for this, everything is calculated as if the transistor were laid out as a single element of length $L=Left-DL=N \cdot (L+DL)\cdot DL$.

In this compact formulation, the intermediate drain/source diffusions appearing along the channel are ignored (that is, junction capacitance and diffusion resistances are assumed to be zero). As a consequence, DC, AC and transient analyses can yield different results compared with the standard device declaration, particularly at higher frequencies. A closer match is obtained for long devices, or devices with low RS and RD and high UCRIT. Be sure to evaluate the accuracy of this compact formulation and to check the validity of the underlying approximations.

JS

Can specify the drain-bulk and source-bulk saturation currents. JS is multiplied by AD and AS.

TS

Can also specify the drain-bulk and source-bulk saturation currents. IS is an absolute value.

CJ

Can specify the zero-bias depletion capacitances. CJ is multiplied by AD and AS.

CJSW

Can also specify the zero-bias depletion capacitances. CJSW is multiplied by PD and PS.

CBD and CBS

Can also specify the zero-bias depletion capacitances. CBD and CBS are absolute values.

Note: Parameters IS, JS, CJ, CJSW, CBD, and CBS are model parameters. These parameters are specified in the *model parameters* section of [.MODEL](#page-223-0) statement.

Comments The simulator provides seven MOSFET device models, which differ in the formulation of the I-V characteristic. The *LEVEL* parameter selects among different models as shown below. For more information, see [References on page 270](#page-269-0).

LEVEL=1 Shichman-Hodges model (see reference [1])

LEVEL=2 geometry-based, analytic model (see reference [2])

LEVEL=3 semi-empirical, short-channel model (see reference [2])

LEVEL=4 BSIM model (see reference [3])

LEVEL=5 EKV model version 2.6 (see reference [10])

LEVEL=6 BSIM3 model version 2.0 (see reference [7])

LEVEL=7 BSIM3 model version 3.2 (see reference [8])

LEVEL=8 BSIM4 model version 4.1.0 (see reference [11])

Capture parts

The following table lists the set of MOSFET breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters.

Setting operating temperature

Operating temperature can be set to be different from the global circuit temperature by defining one of the model parameters: T_ABS, T_REL_GLOBAL, or T_REL_LOCAL. Additionally, model parameters can be assigned unique measurement temperatures using the T_MEASURED model parameter. For more information, see [MOSFET model parameters](#page-228-0) [on page 229.](#page-228-0)

MOSFET model parameters

For all model levels

The parameters common to all model levels are primarily parasitic element values such as series resistance, overlap and junction capacitance, and so on.

Model levels 1, 2, and 3

The DC characteristics of the first three model levels are defined by the parameters *VTO*, *KP*, *LAMBDA*, *PHI*, and *GAMMA*. These are computed by the simulator if process parameters (e.g., *TOX*, and *NSUB*) are given, but the user-specified values always override. *VTO* is positive (negative) for enhancement mode and negative (positive) for depletion mode of Nchannel (P-channel) devices.

Note: The default value for TOX is 0.1 μ for Levels 2 and 3, but is unspecified for Level 1, which discontinues the use of process parameters.

For MOSFETs the capacitance model has been changed to conserve charge, affecting only the Level 1, 2, and 3 models.

Effective length and width for device parameters are calculated with the formula:

```
P_i = P_0 + P_L/L_e + P_W/W_e
```
where:

 L_e = effective length = L - (LD \cdot 2) W_e = effective width = W - (WD \cdot 2)

See [.MODEL \(model definition\) on page 58](#page-57-0) for more information.

Model level 4

Note: Unlike the other models in PSpice, the BSIM model is designed for use with a process characterization system that provides all parameters. Therefore, there are no defaults specified for the parameters, and leaving one out can cause problems.

The *LEVEL*=4 (BSIM1) model parameters are all values obtained from process characterization, and can be generated automatically. Reference [4] of [References on](#page-269-0) [page 270](#page-269-0) describes a means of generating a process file, which *must* then be converted into [.MODEL \(model definition\) on page 58](#page-57-0) statements for inclusion in the Model Library or circuit file. (The simulator *does not* read process files.)

The level 4 (BSIM) and level 6 (BSIM3 version 2) models have their own capacitance model, which conserves charge and remains unchanged. References [6] and [7] describe the equations for the capacitance due to channel charge.

In the following MOSFET model parameters on page 238 list, parameters marked with a ζ in the Default column also have corresponding parameters with a length and width dependency. For example, VFB is a basic parameter using units of volts, and LVFB and WVFB also exist and have units of volt \cdot u. The formula

 $P_i = P_0 + P_L/L_e + P_W/W_e$

is used to evaluate the parameter for the actual device, where:

 L_e = effective length = $L - DL$ W_e = effective width = $W - DW$

Model level 5 (EKV version 2.6)

The EKV model is a scalable and compact model built on fundamental physical properties of the device. Use this model to design low-voltage, low-current analog, and mixed analogdigital circuits that use sub-micron technologies. The charge-based static, quasi-static dynamic, and noise models are all derived from the normalized transconductance-to-current ratio, which is accurately described for all levels of current, including the moderate inversion region. A single I-V expression preserves the continuity of first- and higher-order derivatives with respect to any terminal voltage in all regions of device operation.

Version 2.6 models the following:

- geometrical and process related aspects of the device (oxide thickness, junction depth, effective channel length and width, and so on)
- effects of doping profile and substrate effects
- weak, moderate, and strong inversion behavior
- mobility effects due to vertical and lateral fields and carrier velocity saturation
- short-channel effects such as channel-length modulation, source and drain charge sharing, and the reverse short channel effect
- thermal and flicker noise modeling
- short-distance geometry and bias-dependent device matching for Monte Carlo analysis.

For more detailed model information, see reference [10] of [References on page 270.](#page-269-0)

Additional notes

- The EKV noise model is used rather than the PSpice noise model. The NLEV parameter is not used with this model.
- The *DL* and *DW* parameters usually have a negative value.
- 0 (zero) and O (the letter O) are not interchangeable. For example, use *VTO*, not *VT0* (*VTO* is referenced to the bulk); use *E0*, not *EO*; use *Q0*, not *QO*.
- Use the *AVTO*, *AKP*, and *AGAMMA* model parameters with a DEV tolerance to perform Monte Carlo and Sensitivity/Worst-Case analyses. Their default values cannot be changed.

The device-to-device matching of MOSFETs depends on the gate area, W · L. Using *AVTO*, *AKP*, and *AGAMMA* with a DEV tolerance applies the matching scaling law for the model equations and derives the device matching statistics (DEV tolerance) from a single normalized parameter. (Without these parameters, you would need to use a dedicated .MODEL card with a DEV tolerance for *VTO*, *KP* and *GAMMA* for each value of the gate area used in your design.)

Do not apply the LOT specification, which is a measure of the ability of the process to control the absolute value of a model parameter, to *AVTO*, *AKP*, and *AGAMMA*, because this would be redundant with the LOT specification for *VTO*, *KP*, and *GAMMA*.

■ Use the model parameter *HDIF* with the device parallel multiplier, M, to set default values for *AD*, *AS*, *PD*, and *PS*. Use *HDIF* only for the MOSEKV (Level 5) model.

When *HDIF* is specified, the following equations are used.

 $NRD = HDIF/W$ $NRS = HDIF/W$

For $M = 1$, the following equations are used.

 $AD = (2 \cdot HDIF) \cdot W$ $AS = (2 \cdot HDIF) \cdot W$ $PD = 2 \cdot ((2 \cdot HDIF) + W)$ $PS = 2 \cdot (2 \cdot HDIF) + W$

For $M \geq 2$ and even:

$$
AD = HDIF \cdot W
$$

$$
AS = (HDIF + (2 \cdot HDIF) / M) \cdot W
$$

$$
PD = (2 \cdot HDIF) + W
$$

 $PS = (2 \cdot HDIF) + W + 2 \cdot ((2 \cdot HDIF) + W) / M$

For $M > 2$ and odd:

 $AD = (HDIF + (HDIF/M)) \cdot W$ $AS = (HDIF + (HDIF/M)) \cdot W$ $PD = (2 \cdot HDIF) + W + ((2 \cdot HDIF) + W) / M$ $PS = (2 \cdot HDIF) + W + ((2 \cdot HDIF) + W) / M$

- \blacksquare If RGSH is specified, the default value for NRG is set to 0.5 \cdot W/L.
- ■ The model parameters *TOX*, *NSUB*, *VFB*, *UO*, and *VMAX* accommodate scaling behavior of the process and basic intrinsic model parameters, as well as statistical circuit simulation. These parameters are only used if *COX*, *GAMMA*, and/or *PHI*, *VTO*, *KP*, and *UCRIT* are not specified, respectively. Furthermore, a simpler mobility reduction model due to vertical field is accessible through the mobility reduction coefficient, *THETA*. *THETA* is only used if *E0* is not specified.

Model level 6 (BSIM3 version 2.0)

Note: The Level 6 Advanced parameters should not be changed unless the detail structure of the device is known and has specific, meaningful values.

The BSIM3 model is a physical model using extensive built-in dependencies of important dimensional and processing parameters. It includes the major effects that are important to modeling deep-submicrometer MOSFETs, such as threshold voltage reduction, nonuniform doping, mobility reduction due to the vertical field, bulk charge effect, carrier velocity saturation, drain-induced barrier lowering (DIBL), channel length modulation (CLM), hotcarrier-induced output resistance reduction, subthreshold conduction, source/drain parasitic resistance, substrate current induced body effect (SCBE), and drain voltage reduction in LDD structure. For additional, detailed model information, see [References on page 270](#page-269-0).

Additional notes

- The BSIM3v3 noise model (NOIMOD and its parameters) is used rather than the PSpice noise model (NLEV).
- If any of the following BSIM3 version 2.0 model parameters are not explicitly specified, they are calculated using the following equations.

 $VTH0 = VFB + PHI + K₂/PHI$ $K1 = GAMMA2 - 2 \cdot K2 \sqrt{(PHI - VBM)}$

PSpice Reference Guide

Analog devices

 $\mathsf{K2} = \frac{(\mathsf{GAMMA1} - \mathsf{GAMMA2})(\sqrt{}{\mathsf{PHI}} - \mathsf{VBX} - \sqrt{}{\mathsf{PHI}})}{2\sqrt{}{\mathsf{PHI}}(\sqrt{}{\mathsf{PHI}} - \mathsf{VBX} - \sqrt{}{\mathsf{PHI}}) + \mathsf{VBM}}$ $VBF = VTH0 - PHI - K1\sqrt{PHI}$ $\mathsf{PHI} = 2V_{tm}\ln\left(\frac{\mathsf{NPEAK}}{n}\right)$ $=2V_{tm}\ln\left(\frac{\text{NPEAK}}{n_i}\right)$ $\textsf{GAMMA1} = \frac{\sqrt{2q\varepsilon_{si}}\textsf{NPEAK}}{20\%}$ $=\frac{\sqrt{-1} \cdot s_i}{c}$ $\textbf{GAMMA2} = \frac{\sqrt{2q\varepsilon_{si}}\textbf{NSUB}}{2\Omega V}$ $=\frac{\sqrt{-4} \cdot s_i}{c}$ $VBX = PHI - q \cdot NPEAK \cdot XT^2/(2\epsilon_{si})$ LITL = $\int \!\!\! \frac{\varepsilon_{si} \texttt{TOX} X_j}{\varepsilon}$ ε_{ox} $=$ $\frac{-st - t}{s}$

■ Default values listed for the BSIM3 version 2.0 parameters *UA*, *UB*, *UC*, *UA1*, *AB1*, and *UC1* are used for simplified mobility modeling.

Model level 7 (BSIM3 version 3.2)

The BSIM3 version 3.2 model was developed by the University of California, Berkeley, as a deep submicron MOSFET model for use in deep-submicron digital and analog circuit designs. The BSIM3 version 3.2 model is an extension of the BSIM3 model, with the following enhancements and improvements:

- a new intrinsic capacitance model (the Charge Thickness Model), considering the finite charge layer thickness determined by quantum effect, is introduced as capMod 3. It is very accurate in all operating regions.
- improved modeling of C-V characteristics at the weak-to-inversion transition
- addition of TOX dependence into the threshold voltage (VTH) model
- addition of flat-band voltage (VFB) as a new model parameter to accurately model MOSFET's with different gate materials
- improved substrate current scalability with the channel length, controlled through parameter ALPHA1
- the non-quasi-static (NQS) model is restructured to improve model accuracy and simulation efficiency
- temperature dependence is added to the diode junction capacitance model where both the unit area junction capacitance and built-in potential are now temperature dependent
- the DC junction diode model now supports a resistance-free diode model and a current limiting feature
- addition of the option of using C-V inversion charge equations of CAPMOD 0, 1, 2 or 3 to calculate the thermal noise when $NOMOD == 2$ or 4
- the small negative capacitance of CGS and CGD in the accumulation-depletion regions is eliminated
- a separate set of length/width-dependence parameters is introduced in the C-V model for CV channel length and width to better fit the capacitance data
- parameter checking is added to avoid invalid values for certain parameters

The BSIM3 version 3.2 model has the same physical basis as the BSIM3 version 2.0 model and retains the extensive built-in dependencies of dimensional and processing parameters of BSIM3 version 2.0.

For additional, detailed model information, see Reference [8] of [References on page 270](#page-269-0).

Additional notes

Note 1

If any of the following BSIM3 version 3.2 model parameters are not explicitly specified, they are calculated using the following equations:

Note: In the model template add the parameter, $VERSION = 3.2$. By default, version 3.1 is used.

If *VTHO* is not specified, then: where: **THO** = $VFB + \phi_s + K1/\phi$

VFB=-1.0, if not specified If *VTHO* is specified, then: $VFB = VTHO - \phi_s - K1 \sqrt{\phi_s}$

Note 2

If *K1* AND *K2* are not specified, they are calculated using the following equations:

$$
K1 = GAMMA2 - 2K2\sqrt{\phi_s - VBM}
$$
\n
$$
2 = \frac{(GAMMA1 - GAMMA2)(\sqrt{\phi_s - VBX} - \sqrt{\phi_s})}{2\sqrt{\phi_s}(\sqrt{\phi_s - VBM} - \sqrt{\phi_s}) + VBM}
$$
\nwhere:\n
$$
\phi_s = 2Vt \cdot \ln\left(\frac{NCH}{n_i}\right)
$$
\n
$$
Vt = \frac{k \cdot Thom}{q}
$$
\n
$$
\left(n_i = 1.45 \cdot 10^{10} \left(\frac{Thom}{300.15}\right)^{1.5}\right) \exp\left(21.5565981 - \frac{E_{g0}}{2Vtmo}\right)
$$

where

re
E_{g0}=the energy bandgap at temperature Tnom= $1.16 - \frac{(7.02 \cdot 10^{-4} \cdot \text{Trom}^2)}{(\text{Trom} + 1108)}$ $-\frac{(7.02 \cdot 10^{-4} \cdot 100m)}{(Tnom + 1108)}$

Note 3

If *NCH* is not given and *GAMMA1* is given, then:

$$
NCH = \frac{GAMMA1^{2} \cdot (Cox)^{2}}{2q \cdot \varepsilon_{si}}
$$

If neither *GAMMA1* nor *NCH* is given, then *NCH* has a default value of 1.7e23 1/m3 and *GAMMA1* is calculated from *NCH*:

$$
\text{GAMMA1} = \frac{\sqrt{2q \cdot \varepsilon_{si} \cdot \text{NCH}}}{Cox}
$$

If *GAMMA2* is not given, then:

$$
\text{GAMMA2} = \frac{\sqrt{2q \cdot \varepsilon_{si} \cdot \text{NSUB}}}{Cox}
$$

Note 4

If *VBX* is not given, it is calculated by:

$$
\mathbf{VBX} = \phi_s - \frac{q \cdot \mathbf{NCH} \cdot XT^2}{2 \cdot \varepsilon_{si}}
$$

Note 5

If *CGSO* is not given and *DLC*>0, then:

 \csc{c} **CGSO** = $(\mathsf{DLC} \cdot \mathsf{Cox}) - \mathsf{CGSL}$

If the previously calculated *CGSO*<0, then:

CGSO=0

Else:

CGSO=0.6 · *XJ* · Cox

Note 6

If CGDO is not given and DLC>0, then:

 $\texttt{CGDO} = (\texttt{DLC} \cdot \textit{Cox}) - \texttt{CGSL}$

If the previously calculated *CGDO*<0, then

CGDO=0

Else:

CGDO=0.6 · *XJ* · Cox

Note 7

If *CF* is not given, it is calculated by:

$$
\text{CF }=\left(\frac{2\epsilon_{ox}}{\pi}\right)\ln\left(1+\frac{4\times10^{-7}}{\text{TOX}}\right)
$$

Note 8

In BSIM3 version 3.0 and 3.1, *NOSMOD* was a model parameter. From BSIM3 version 3.2, *NQSMOD* is an (element) instance parameter. In the absence of an instance *NQSMOD* parameter, the model parameter *NQSMOD*, if any, will be considered.

Note 9

If the following parameters are not specified, their corresponding parameters, if specified, will be used.

Note 10

Error or warning messages are reported if invalid values are specified for the following parameters:

- If *PSCBE2* <= 0.0, a warning message is reported
- If (*MOIN* < 5.0) or (*MOIN* > 25.0), a warning message is reported
- If (*ACDE* < 0.4) or (*ACDE* > 1.6), a warning message is reported
- If (*NOFF* < 0.1) or (*NOFF* > 4.0), a warning message is reported
- If (*VOFFCV* < -0.5) or (*VOFFCV* > 0.5), a warning message is reported
- \blacksquare If $(IJTH < 0.0)$, a fatal error message is reported
- If (*TOXM* <= 0.0), a fatal error message is reported

Model Level 8 (BSIM4 version 4.1.0)

BSIM4 is an extension of BSIM3 model and provides robust and predictive simulations with increased accuracies in modeling various functions, such as tunneling and thermal noise. As specified by University of California, Berkeley, BSIM4 has the following improvements and enhancements:

- An accurate gate direct tunneling model
- A better model for pocket-implanted devices in Vth, bulk charge effect model, and Rout
- An asymmetrical and bias-dependent source/drain resistance, either internal or external to the intrinsic MOSFET, at the user's discretion
- An acceptance of either the electrical or physical gate oxide thickness as the model input in a physically accurate manner
- The quantum mechanical charge-layer-thickness model for both IV and CV
- A more accurate mobility model for predictive modeling
- A gate-induced drain leakage (GIDL) current model, available in BSIM for the first time
- Different diode IV and CV characteristics for source and drain junctions
- A junction diode breakdown with or without current limiting
- A dielectric constant of the gate dielectric as a model parameter
- Note: Flicker and Thermal Noise models and High-Speed/RF models should not be used as model or instance parameters as they are not included in the current implementation of BSIM4. The High-Speed/RF model parameters are XRCRG1, XRCRG2, GBMIN, RBPB, RBPD, RBPS, RBDB, and RBSB. The Flicker and Thermal Noise model parameters are:NOIA, NOIB, NOIC, EM, EF, KF, NTNOI, TNOIA, and TNOIB.

For additional, detailed model information, see Reference [11] of ["References" on page 270.](#page-269-0)

MOSFET model parameters

PSpice Reference Guide

Analog devices

PSpice Reference Guide Analog devices

PSpice Reference Guide Analog devices

PSpice Reference Guide Analog devices

PSpice Reference Guide Analog devices

PSpice Reference Guide Analog devices

1. See *MODEL* (model definition) on page 58.

PSpice Reference Guide Analog devices

- 2. A ζ in the Default column indicates that the parameter may have corresponding parameters exhibiting length and width dependence. See [Model level 4 on page 229](#page-228-0).
- **†** For information on T_MEASURED, T_ABS, T_REL_GLOBAL, and T_REL_LOCAL, see [.MODEL \(model definition\) on page 58.](#page-57-0)

MOSFET Equations

These equations describe an N-channel MOSFET. For P-channel devices, reverse the signs of all voltages and currents.

In the following equations:

Other variables are from [MOSFET model parameters on page 229](#page-228-1).

Note: Positive current is current flowing into a terminal (for example, positive drain current flows from the drain through the channel to the source).

MOSFET equations for DC current

All levels

```
Ig = gate current = 0Ib = bulk current = Ibs+Ibd
        where
        Ibs = bulk-source leakage current = Iss·(eVbs/(N·Vt)-1)
        Ibd = bulk-drain leakage current = Ids·(eVbd/(N·Vt)-1)
           where
            if:
                 JS = 0, or AS = 0, or AD = 0then:
                Iss = ISIds = ISelse
                ISS = AS \cdot JS + PS \cdot JSSWIds = AD \cdot JS + PD \cdot JSSWId = drain current = Idrain-Ibd
    Is = source current = -Idrain-Ibs
Level 1: Idrain
Normal mode: Vds > 0
    Case 1
        for cutoff region: Vgs-Vto < 0then: Idrain = 0Case 2
        for linear region: Vds < Vgs-Vto
           then: 
         Idrain = (W/L) \cdot (KP/2) \cdot (1+LAMBDA \cdot Vds) \cdot Vds \cdot (2 \cdot (Vgs-Vto) - Vds)Case 3
        for saturation region: 0 \leq Vgs-Vto \leq Vdsthen: Idrain = (W/L) \cdot (KP/2) \cdot (1+LAMBDA \cdot Vds) \cdot (Vgs-Vto)^2
```

```
Vto = VTO+GAMMA\cdot ((PHI-Vbs)<sup>1/2</sup>-PHI<sup>1/2</sup>)
```
Inverted mode: Vds < 0

Switch the source and drain in the normal mode equations above.

Levels 2 and 3: Idrain

See reference [2] of [References on page 270](#page-269-0) for detailed information.

MOSFET equations for capacitance

Note: All capacitances are between terminals of the intrinsic MOSFET, in other words, to the inside of the ohmic drain and source resistances. For levels 1, 2, and 3, the capacitance model has been changed to conserve charge.

Levels 1, 2, and 3

```
Cbs = bulk-source capacitance 
    = area cap. + sidewall cap. + transit time cap.
Cbd = bulk-drain capacitance 
    = area cap. + sidewall cap. + transit time cap.
    where:
    if: CBS = 0 AND CBD = 0then
        Cbs = AS \cdot CJ \cdot Cbsj + PS \cdot CJSW \cdot Cbss + TT \cdot GbsCbd = AD·CJ·Cbdj + PD·CJSW·Cbds + TT·Gds
    else
        Cbs = CBS \cdot Cbsj + PS \cdot CJSW \cdot Cbss + TT \cdot GbsCbd = CBD·Cbdj + PD·CJSW·Cbds + TT·Gds
            where:
            Gbs = DC bulk-source conductance = dIbs/dVbs
            Gbd = DC bulk-drain conductance = dIbd/dVbd
    if: Vbs < FC.PBthen
        Cbsi = (1-\text{Vbs}/\text{PB})<sup>-MJ</sup>
       Cbss = (1-\text{Vbs}/\text{PBSW})-MJSW
    if: Vbs > FC·PB
```

```
then
```

```
Cbsi = (1-FC)<sup>-(1+MJ)</sup>·(1-FC·(1+MJ)+MJ·Vbs/PB)
         Cbss = (1-FC)<sup>-(1+MJSW)</sup>(1-FC \cdot (1+MJSW) + MJSW \cdot Vbs/PBSW)if: Vbd \leq FC \cdot PBthen
         Cbdj = (1-\text{Vbd}/\text{PB})<sup>-MJ</sup>
         Chds = (1-\text{Vbd}/\text{PBSW})-MJSW
    if: Vbd > FC \cdot PBthen
         Cbdj = (1-FC)^{-(1+MJ)} \cdot (1-FC \cdot (1+MJ) + MJ \cdot Vbd / PB)Cbds = (1 - FC)^{-(1+MJSW)} \cdot (1 - FC \cdot (1 + MJSW))Cgs = gate-source overlap capacitance = CGSO-WCgd = gate - drain overlap capacitance = CGDO·WCgb = gate-bulk overlap capacitance = CGBO·L
```
Levels 4 and 6

See references [6] and [7] of [References on page 270](#page-269-0).

MOSFET equations for temperature effects

Note: The ohmic (parasitic) resistances have no temperature dependence.

All Levels

```
IS(T) = IS \cdot e^{(Eg(Tnom)\cdot T/Tnom \cdot Eg(T))/Vt}JS(T) = JS \cdot e^{(\text{Eg}(\text{Thom}) \cdot \text{T} / \text{Tnom} \cdot \text{Eg}(\text{T})) / \text{Vt}}JSSW(T) = JSSW·e(Eg(Tnom)·T/Tnom - Eg(T))/Vt
PB(T) = PB \cdot T/Tnom - 3 \cdot Vt \cdot ln(T/Tnom) - Eg(Tnom)\cdot T/Tnom + Eg(T)
PBSW(T) = \text{PBSW} \cdot \text{T}/\text{Tnom} - 3 \cdot \text{Vt} \cdot \ln(\text{T}/\text{Tnom}) - Eq(Tnom)\cdot \text{T}/\text{Tnom} + Eq(T)
PHI(T) = PHI\cdotT/Tnom - 3\cdotVt\cdotln(T/Tnom) - Eg(Tnom)\cdotT/Tnom + Eg(T)
     where 
     Eg(T) = silicon bandgap energy = 1.16 - .000702 \cdot T^2 / (T + 1108)CBD(T) = CBD \cdot (1+MJ \cdot (.0004 \cdot (T-Tnom) + (1-PB(T)/PB)))
```
CBS(T) = $CBS \cdot (1+MJ \cdot (.0004 \cdot (T-Tnom) + (1-PB(T)/PB)))$ $CJ(T) = CJ \cdot (1+MJ \cdot (.0004 \cdot (T-Tnom) + (1-PB(T)/PB)))$ $CJSW(T) = CJSW \cdot (1+MJSW \cdot (.0004 \cdot (T-Tnom) + (1-PB(T)/PB)))$ $KP(T) = KP \cdot (T/Thom)^{-3/2}$ $UO(T) = UO \cdot (T/Thom)^{-3/2}$ $MUS(T) = MUS \cdot (T/Thom)^{-3/2}$ $MUZ() = MUZ \cdot (T/Tnom)^{-3/2}$ $X3MS(T) = X3MS \cdot (T/Tnom)^{-3/2}$

MOSFET equations for noise

Noise is calculated assuming a 1.0-hertz bandwidth, using the following spectral power densities (per unit bandwidth).

The model parameter NLEV is used to select the form of shot and flicker noise, and GDSNOI is the channel shot noise coefficient model parameter. When NLEV<3, the original SPICE2 shot noise equation is used in both the linear and saturation regions, but the use of this equation may produce inaccurate results in the linear region. When NLEV=3, a different equation is used that is valid in both linear and saturation regions.

Note: For level 7 BSIM3 version 3.1 devices, the noise model NOIMOD (and its parameters) is used rather than the PSpice noise model NLEV.

The model parameters AF and KF are used in the small-signal AC noise analysis to determine the equivalent MOSFET flicker noise.

For more information, see reference [5] of [References on page 270.](#page-269-0)

MOSFET channel shot and flicker noise

 $Ichan^2 = Ishot^2 + Iflick^2$

Intrinsic MOSFET flicker noise

for $NLEV = 0$

$$
I flick2 = \frac{\text{KF} \cdot Idrain\text{AF}}{CON \cdot Left2 \cdot f}
$$

for NLEV $= 1$

$$
Iflick2 = \frac{\kappa F \cdot Idrain^{AF}}{COX \cdot Weff \cdot Left \cdot f}
$$

for $NLEV = 2$, $NLEV = 3$

$$
Iflick2 = \frac{\kappa \mathbf{F} \cdot gm^{2}}{CON \cdot Weff \cdot Left \cdot f^{\mathsf{AF}}}
$$

Intrinsic MOSFET shot noise

for $NLEV < 3$

$$
Ishot^2 = \frac{8 \cdot k \cdot \text{T} \cdot \text{gm}}{3}
$$

for $NLEV = 3$

and

for NOIMOD < 3 (BSIM3 level 7)

$$
\text{Ishot}^2 \equiv \frac{8 \cdot k \cdot T}{3} \times \beta \times (Vgs - Vth) \frac{1 + a + a^2}{1 + a} \times \text{GDSNOI}
$$

where:

for linear region: $a = 1 - (Vds/Vdsat)$ for saturation region: $a = 0$

parasitic resistance thermal noise

Note:

References

For a more complete description of the MOSFET models, refer to:

[1] H. Shichman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," *IEEE Journal of Solid-State Circuits*, SC-3, 285, September 1968.

[2] A. Vladimirescu, and S. Lui, "The Simulation of MOS Integrated Circuits Using SPICE2," Memorandum No. M80/7, February 1980.

[3] B. J. Sheu, D. L. Scharfetter, P.-K. Ko, and M.-C. Jeng, "BSIM: Berkeley Short-Channel IGFET Model for MOS Transistors," *IEEE Journal of Solid-State Circuits*, SC-22, 558-566, August 1987.

[4] J. R. Pierret, "A MOS Parameter Extraction Program for the BSIM Model," Memorandum No. M84/99 and M84/100, November 1984.]

[5] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1993.

[6] Ping Yang, Berton Epler, and Pallab K. Chatterjee, "An Investigation of the Charge Conservation Problem for MOSFET Circuit Simulation," *IEEE Journal of Solid-State Circuits*, Vol. SC-18, No.1, February 1983.

[7] J.H. Huang, Z.H. Liu, M.C. Jeng, K. Hui, M. Chan, P.K. KO, and C. Hu, "BSIM3 Manual," Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720.

[8] Department of Electrical Engineering and Computer Science, "BSIM3v3.2 MOSFET Model User's Manual," University of California, Berkeley, CA 94720.

[9] J. C. Bowers, and H. A. Neinhaus, *SPICE2 Computer Models for HEXFETs*, Application Note 954A, reprinted in HEXFET Power MOSFET Databook, International Rectifier Corporation #HDB-3.

[10] M. Bucher, C. Lallement, C. Enz, F. Theodoloz, F. Krummenacher. The EPFL–EKV MOSFETModel Equations for Simulation Technical Report: Model Version 2.6. Electronics Laboratories, Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland. Updated September, 1997.

[11] Department of Electrical Engineering and Computer Science, BSIM4.1.0 MOSFET Model Users Manual, University of California, Berkeley, CA 94720.

For more information on References [2] and [4], contact:

Analog devices

Software Distribution Office EECS/ERL Industrial Liaison Program 205 Cory Hall #1770 University of California Berkeley, CA 94720-1770 (510) 643-6687

PSpice Reference Guide Analog devices

Bipolar transistor

Arguments and options

[substrate node]

is optional, and if not specified, the default is the ground.

Because the simulator allows alphanumeric names for nodes, and because there is no easy way to distinguish these from the model names, the name (not a number) used for the substrate node needs to be enclosed with square brackets []. Otherwise, nodes would be interpreted as model names. See the third example.

[area value]

is the relative device area and has a default value of 1.

Comments The simulator supports the following two models for a bipolar transistor:

Level 1: Gummel-Poon model Level 2: Mextram model Mextram is an extended model that can describe various features of the modern down-scaled transistor, such as avalanche, collector epilayer current, and overlap capacitances. The Mextram model supported by this simulator is level 504. For more information about Mextram 504, you can visit *http://www.semiconductors.philips.com/Philips_Models/ bipolar/mextram/*. Note: Simulations might take more time for circuit involving the Mextram model in comparison to Gummel-Poon due to the complex nature of the equations. The convergence issues might also be more. Following is a list of effects that are better modelled by Mextram: ■ Temperature ■ Charge storage ■ Substrate ■ Parasitic PNP ■ Low-level, non-ideal base currents ■ Hard- and quasi-saturation ■ Weak avalanche ■ Hot carrier effects in the collector epilayer ■ Explicit modelling of inactive regions ■ Split base-collector depletion capacitance ■ Current crowding and conductivity modulation for base resistance ■ Distributed high frequency effects in the intrinsic base (high frequency current crowding and excess phase shift) ■ High-injection ■ Built-in electric field in base region ■ Bias-dependent Early effect

- Note: The self heating effect of Mextram model level 504 is not supported in release 10.5. As a result, the self heating effect equations and parameters are not implemented in this simulation
- **Description** The bipolar transistor is modeled as an intrinsic transistor using ohmic resistances in series with the collector (RC/area), with the base (value varies with current, see [Bipolar transistor equations on page 288\)](#page-287-0), and with the emitter (RE/area).

Note: Positive current is current flowing into a terminal.

Model Level 2

The equivalent circuit for model level 2 shows the intrinsic part of the transistor and the base, emitter, and the collector or epilayer resistance.

You can use two flags, EXMOD and EXPHI, to introduce additional elements to the schematic of a transistor in model level 2.

The small signal equivalent circuit is shown by the following figure.

The small signal model uses the following small-signal parameters:

Note: The conductances are derivatives with respect to three different biases, namely, base-emitter denoted by the subscript x, internal base-collector denoted by the subscript y, and base-collector denoted by the subscript z.

The transconductance, ${\mathcal{g}}_m$, is given by the following equation:

$$
g_m = \frac{g_{\text{Rcv,y}}(g_x - g_{\mu, x} + g_z - g_{\mu, z}) - (g_{\text{Rcv,x}} + g_{\text{Rcv,z}})(g_y - g_{\mu, y})}{g_{\text{Rcv,y}} + g_{\mu, y} - g_y}
$$

The base conductance, \overline{s}_{π} , is given by the following equation:

$$
g_{\pi} = gS_{\pi} + g_{\pi, x} + g_{\mu, x} + g_{\pi, z} + g_{\mu, z} + (g_{\pi, y} + g_{\mu, y}) \left[\frac{dy}{dx} + \frac{dy}{dz} \right]
$$

The current amplification, β , is given by the following equation:

$$
\beta = g_m / g_\pi
$$

The output conductance, $\mathcal{g}_{\mathit{out'}}$ is given by the following equation:

$$
g_{out} = \frac{(g_y - g_{\mu, y})g_{\text{Rcv},z} - (g_z - g_{\mu, z})g_{\text{Rcv},y}}{g_{\text{Rcv},y} + g_{\mu, y} - g_y}
$$

The feedback transconductance, $|g^{}_{\mu},$ is given by the following equation:

$$
g_{\mu} = g_{\pi, z} + g_{\mu, z} + (g_{\pi, y} + g_{\mu, y}) \cdot \frac{dy}{dz} + g_{\mu ex} + Xg_{\mu ex}
$$

The base-emitter capacitance, C_{BF} , is given by the following equation:

$$
C_{BE} = C_{BE,x} + C_{BE}^S + C_{BC,x} + (C_{BE,y} + C_{BC,y}) \cdot \frac{dy}{dx} + C_{BEO}
$$

The base-collector capacitance, C_{BC} , is given by the following equation:

$$
C_{BC} = (C_{BE,y} + C_{BC,y}) \cdot \frac{dy}{dz} + C_{BC,z} + C_{BCex} + XC_{BCex} + C_{BCO}
$$

In addition to the listed parameters, the cut-off frequency f_T is another important design parameter. The cut-off frequency is a compound smallsignal quantity and can be represented in terms of the total transit time, as given by the following equation:

$$
f_T = 1/(2\pi\tau_T)
$$

The total transit time, $\tau_{\overline{T}},$ is given by the following equation:

$$
\tau_T = C_{BE}^S \cdot (r_x + r_{b1b2}) + (C_{BE,x} + C_{BC,x}) \cdot r_x
$$

$$
(C_{BE,y} + C_{BC,y}) \cdot r_y + (C_{BE,z} + C_{BC,z}) \cdot r_z + C_{BCex} r_{ex}
$$

$$
XC_{BCex} X r_{ex} + (C_{BEO} + C_{BCO})(X r_{ex} - R_{Cc})
$$

For model parameters with alternate names, such as var and va (the alternate name is shown by using parentheses), either name can be used.

For model types NPN and PNP, the isolation junction capacitance is connected between the intrinsic-collector and substrate nodes. This is the same as in SPICE2, or SPICE3, and works well for vertical IC transistor structures. For lateral IC transistor structures there is a third model, LPNP, where the isolation junction capacitance is connected between the intrinsic-base and substrate nodes.

Capture parts

The following table lists the set of bipolar transistor breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters.

Setting operating temperature

Operating temperature can be set to be different from the global circuit temperature by defining one of the model parameters: T_ABS, T_REL_GLOBAL, or T_REL_LOCAL. Additionally, model parameters can be assigned unique measurement temperatures using the T_MEASURED model parameter. See [Bipolar transistor model parameters on page 280](#page-279-0) for more information.

Bipolar transistor model parameters

Model level 1

1. For information on T_MEASURED, T_ABS, T_REL_GLOBAL, and T_REL_LOCAL, see [.MODEL \(model definition\) on page 58.](#page-57-0)

† The parameters ISE (C2) and ISC (C4) can be set to be greater than one. In this case, they are interpreted as multipliers of IS instead of absolute currents: that is, if ISE is greater than one, then it is replaced by ISE·IS. Likewise for ISC.

‡ If the model parameter RCO is specified, then quasi-saturation effects are included.

Distribution of the CJC capacitance

The distribution of the CJC capacitance is specified by XCJC and XCJC2. The model parameter XCJC2 is used like XCJC. The differences between the two parameters are as follows.

When xcjc₂ is specified in the range $0 < x$ cjc₂ < 1.0 , xcjc is ignored. Also, the extrinsic base to extrinsic collector capacitance (Cbx2) and the gain-bandwidth product (Ft2) are included in the operating point information (in the output listing generated during a Bias Point Detail analysis, OP (bias point) on page 70). For backward compatibility, the parameter xcuc and the associated calculation of Cbx and Ft remain unchanged. Cbx and Ft appears in the output listing only when XCJC is specified.

The use of xcJc2 produces more accurate results because Cbx2 (the fraction of CJC associated with the intrinsic collector node) now equals the ratio of the device's emitter area-to-base area. This results in a better correlation between the measured data and the gain bandwidth product (Ft2) calculated by PSpice.

xcus, which is valid in the range $0 \le x \le 1.0$, specifies a portion of the cus capacitance to be between the external substrate and external collector nodes instead of between the external substrate and internal collector nodes. When xJCS is 1, CJS is applied totally between the external substrate and internal collector nodes. When XCJS is 0, CJS is applied totally between the external substrate and external collector codes.

Model level 2

Bipolar transistor equations

Model level 1

The equations in this section describe an NPN transistor. For the PNP and LPNP devices, reverse the signs of all voltages and currents.

The following variables are used:

- $Vbe =$ intrinsic base-intrinsic emitter voltage
- $Vbc =$ intrinsic base-intrinsic collector voltage
- Vb_s = intrinsic base-substrate voltage
- $Vbw =$ intrinsic base-extrinsic collector voltage (quasi-saturation only)
- $Vbx = extrinsic base-intrinsic collector voltage$
- $Vce =$ intrinsic collector-intrinsic emitter voltage
- V js = (NPN) intrinsic collector-substrate voltage
	- = (PNP) intrinsic substrate-collector
	- voltage
	- = (LPNP) intrinsic base-substrate voltage
- Vt = $k \cdot T/q$ (thermal voltage)
- $k =$ Boltzmann's constant
- $q =$ electron charge
- $T =$ analysis temperature ((X))

Tnom = nominal temperature (set using the TNOM option)

Other variables are listed in **Bipolar transistor model parameters** on page 280.

Note: Positive current is current flowing into a terminal.

Bipolar transistor equations for DC current

Ib = base current = $area$ ·(Ibe1/BF + Ibe2 + Ibc1/BR + Ibc2) Ic = collector current = $area$ (Ibe1/Kqb - Ibc1/Kqb - Ibc1/BR - Ibc2) Ibe1 = forward diffusion current = $IS \cdot (e^{Vbe/(NF \cdot Vt)} - 1)$ Ibe2 = non-ideal base-emitter current = $ISE (e^{Vbe/(NE Vt)}-1)$
PSpice Reference Guide

Bipolar transistor equations for DC current

Ibc1 = reverse diffusion current = IS \cdot ($e^{\text{Vbc/(NR-Vt)}}$ -1) Ibc2 = non-ideal base-collector current = $\text{ISC} \cdot (e^{\text{Vbc/(NC-Vt)}}-1)$ Kqb = base charge factor = Kq1 \cdot (1+(1+4 \cdot Kq2)^{NK})/2 $Kq1 = 1/(1 - Vbc/VAF - Vbe/VAR)$ $Kq2 = Ibe1/IKF + Ibe1/IKR$ Is = substrate current = $area \cdot \text{ISS} \cdot (e^{\text{Vjs/(NS-Vt)}}-1)$

 Rb = actual base parasitic resistance

Case 1

for: $IRB =$ infinite (default value)

then: $Rb = (RBM + (RB-RBM)/Kqb)/area$

Case 2

For: $IRB > 0$

then:

$$
Rb = (RBM + 3 \cdot (RB-RBM) \cdot \frac{\tan(x) - x}{x \cdot (\tan(x))^2})/area
$$

where:

$$
x = \frac{(1 + (144/\pi^2) \cdot \text{lb}/(area \cdot \text{IRB}))^{1/2} - 1}{(24/\pi^2) \cdot (\text{lb}/(area \cdot \text{IRB}))^{1/2}}
$$

Bipolar transistor equations for capacitance

All capacitances, except Cbx, are between terminals of the intrinsic transistor which is inside of the collector, base, and emitter parasitic resistances. Cbx is between the intrinsic collector and the extrinsic base.

base-emitter capacitance

Cbe = base-emitter capacitance = Ctbe + *area*·Cjbe

 C tbe = transit time capacitance = tf \cdot Gbe

Bipolar transistor equations for quasi-saturation effect

Quasi-saturation is an operating region where the internal base-collector metallurgical junction is forward biased, while the external base-collector terminal remains reverse biased.

This effect is modeled by extending the intrinsic Gummel-Poon model, adding a new internal node, a controlled current source, Iepi, and two controlled capacitances, represented by the

PSpice Reference Guide Analog devices

charges Qo and Qw. These additions are only included if the model parameter RCO is specified. See reference [3] of Model level 2 on page 292 for the derivation of this extension.

Iepi = *area*·(VO·(Vt·(K(Vbc)-K(Vbn)-*ln*((1+K(Vbc))/(1+K(Vbn))))+Vbc-Vbn))/RCO·(|Vbc-Vbn|+VO)

 $Qo = area \cdot QCO \cdot (K(Vbc) - 1 - GAMMA/2)$

 $Qw = \text{area} \cdot QCO \cdot (K(Vbn) - 1 - GAMMA/2)$

where $K(v) = (1 + GAMMA \cdot e^{(v/Vt)})^{1/2}$

Bipolar transistor equations for temperature effect

 $\text{IS}(T) = \text{IS-}e^{(T/Tnom-1)\cdot \text{EG/(N\cdot Vt)}} \cdot (T/Tnom)^{X T UN}$ where $N = 1$

- $ISE(T) = (ISE/(T/Thom)^{XTB}) \cdot e^{(TT/Thom-1) \cdot EG/(NE-Vt)} \cdot (T/Thom)^{XTIME}$
- $\text{ISC}(T) = (\text{ISC}/(T/Tnom)^{XTB}) \cdot e^{(TTTnom-1) \cdot \text{EG/(NC-Vt)}} \cdot (T/Tnom)^{XTIME}$
- $ISS(T) = (ISS/(T/Thom)^{XTB}) \cdot e^{(TT/nom-1) \cdot EG/(NS\cdot Vt)} \cdot (T/Thom)^{X T I/NS}$
- $BF(T) = BF \cdot (T/Thom)^{XTB}$
- $BR(T) = BR(T/Thom)^{XTB}$
- $RE(T) = RE \cdot (1 + TRE1 \cdot (T Thom) + TRE2 \cdot (T Thom)^2)$
- $RB(T) = RB \cdot (1 + TRB1 \cdot (T Thom) + TRB2 \cdot (T Thom)^2)$
- $RBM(T) = RBM·(1+TRM1·(T-Thom)+TRM2·(T-Thom)²)$
- $RC(T) = RC(1+TRC1(T-Tom)+TRC2(T-Tom)^2)$
- $VIE(T) = VIE \cdot T/Thom 3 \cdot Vt \cdot ln(T/Thom) Eg(Tnom) \cdot T/Thom + Eg(T)$
- $VJC(T) = VJC \cdot T/Thom 3 \cdot Vt \cdot ln(T/Thom) Eg(Tnom) \cdot T/Thom + Eg(T)$
- $VJS(T) = VJS \cdot T/Tnom 3 \cdot Vt \cdot ln(T/Tnom) Eg(Tnom) \cdot T/Tnom + Eg(T)$

where $Eg(T) =$ silicon bandgap energy = 1.16 - .000702 $\cdot T^2/(T+1108)$

 $CJE(T) = CJE \cdot (1+MJE \cdot (.0004 \cdot (T-Thom)+(1-VJE(T)/VJE)))$

 $C(C(T) = C(C \cdot (1 + M)C \cdot (.0004 \cdot (T - Thom) + (1 - V)C(T)/V)$)

 $CJS(T) = CJS (1+MJS (0004 (T-Thom)+(1-VJS(T)/VJS)))$

Note: The development of the temperature dependencies for the quasi-saturation model parameters GAMMA, RCO, and VO are described in Model level 2 on page 292, (reference [3]). These temperature dependencies are only used when the model $parameter \text{QUASIMOD} = 1.0$.

 $GAMMA(T) = GAMMA(Tnom) \cdot (T/Tnom)^3 \cdot exp(-qVG/k \cdot (1/T - 1/Tnom))$ $RCO(T) = RCO(Tnom) \cdot (T/Tnom)^{CN}$ $VO(T) = VO(Tnom) (T/Tnom)^{CN - D}$

Bipolar transistor equations for noise

Noise is calculated assuming a 1.0-hertz bandwidth, using the following spectral power densities (per unit bandwidth):

Model level 2

The equations in this section describe a NPN transistor and use the following variables:

- I_{c1c2} =epilayer current I_{b1b2} =pinched-base current I_{b1} =ideal forward base current I_{b2} =non-ideal forward base current
- I_{sh1} =ideal side-wall base current

PSpice Reference Guide

Analog devices

Main current

The Early effect current due to the variation in the width of the base is given by the following equations.

Forward current

$$
If = Is \cdot e^{(Vb2e1)/(Vt)}
$$

Reverse current

$$
Ir = Is \cdot e^{(Vb2c2)/(Vt)}
$$

Main current

$$
In = \frac{If - Ir}{Qb}
$$

The base currents are given by the following equations.

Ideal forward base current

*Ib*1 =
$$
\frac{Is}{Bf}
$$
 · ($e^{(Vb2e1)/(Vt)} - 1$)

Non-ideal forward base current

$$
Ib2 = Ibf \cdot (e^{(Vb2e1)/(Mlf \cdot Vt)} - 1)
$$

Ideal reverse base current

$$
Iex = \frac{Is}{Bri} \cdot \frac{2 \cdot (e^{(Vb1c1)/(Vt)} - 1)}{1 + \sqrt{1 + (Is \cdot e^{(Vb1c1)/(Vt)})/(Ik)}}
$$

Non-ideal reverse base current

$$
I_{b3} = I_{br} \cdot \frac{e^{(Vb1c1)/(Vt)} - 1}{e^{(Vb1c1)/(2 \cdot Vt)} + e^{(Vlr)/(2 \cdot Vt)}}
$$

In addition to main and base current, this model has an avalanche current, given by the following equation.

$$
Iavl = Ic1c2 \times G \cdot (Vb1c1, Ic1c2)
$$

where G is the generation factor.

The substrate current, Isub models the parasitic PNP main current in reverse bias.

$$
Isub = \frac{2 \cdot Iss \cdot (e^{(Vb1c1)/(Vt)} - 1)}{1 + \sqrt{1 + (Is \cdot e^{(Vb1c1)/(Vt)})/(Ikb)}}
$$

The base resistance is modeled as an extrinsic part, RBC, and a variable intrinsic part, RBV. The current through the base resistance is a function of the applied voltage and is given by the following equation.

*Ib*1*b*2 =
$$
\frac{Qb}{3 \cdot Rbv} \cdot [2 \cdot Vt \cdot (e^{(Vb1b2)/(Vt)} - 1) + Vb1b2]
$$

Depletion capacitance

The depletion capacitance at the emitter-base junction is given by the following equation

$$
Cje_T = (Cje)\left(\frac{Vde}{Vde_T}\right)^{PE}
$$

Analog devices

The depletion capacitance at the collector -substrate junction is given by the following equation:

$$
Cjs_T = Cjs \left(\frac{Vds}{Vds_T}\right)^{PS}
$$

The depletion capacitance at the collector-base junction capacitance is given by the following equation:

$$
Cjc_T = C_{jc} \left[(1 - Xp) \left(\frac{Vdc}{Vdc_T} \right)^{PC} + Xp \right]
$$

Diffusion charges

Equations for diffusion charges depend upon the current transit time. In low current, the base and the emitter contributions are modelled by the following equations.

Base contribution

$$
Qbe = Q1Tb \cdot If \cdot \frac{2}{1 + \sqrt{1 + 4 \cdot (If)/(Ik)}}
$$

Emitter contribution

$$
Qe = Te \cdot Is \cdot e^{(Vb2e1)/(Mt \cdot Vt)}
$$

The high current contributions are due to a finite voltage drop in the collector epilayer and base widening given by the following equations.

$$
Qbc = q1 \cdot Tb \cdot Ir \cdot \frac{2}{1 + \sqrt{1 + 4 \cdot (Ir)/(Ik)}}
$$

$$
Qepi = Tepi \cdot \left(\frac{Xi}{Wepi}\right)^2 \cdot Iepi
$$

Excess phase shift

The excess phase shift is an optional effect in Mextram and is modelled only if EXPHI is 1. Both the collector and emitter contributes to the phase shift.

The phase shift is given by the following equations:

$$
Qbe = q \cdot Aem \int_0^{Wb} n(X)(1 - x/(Wb)) dx
$$

$$
Qbc = q \cdot Aem \int_0^{Wb} n(X)(x/(Wb)) dx
$$

Where,

$$
n(X) = n(0) \cdot (\sinh[\lambda(1 - x/(Wb))])/(\sinh \lambda)
$$

and

$$
\lambda = (j\omega Wb^2)/(Dn)
$$

The current to the emitter and the collector are given by:

$$
I(0) = Idc + j\omega \frac{2}{3}Q\omega t = \begin{pmatrix} d\left(\frac{2}{3}Q\omega t\right) \\ Idc + \frac{dt}{dt} \end{pmatrix}
$$

$$
I(Wb) = Idc - j\omega \frac{1}{3}Q\omega t = \begin{pmatrix} d\left(\frac{1}{3}Q\omega t\right) \\ Idc - \frac{d\left(\frac{1}{3}Q\omega t\right)}{dt} \end{pmatrix}
$$

The AC current crowding or the extra effect in the lateral direction is modelled by the following equation:

$$
Qb1b2 = \frac{1}{5} \cdot Vb1b2 \cdot (Cte + Cbe + Ce)
$$

Noise model equations

The two types of noise, thermal noise due to parasitic resistance and flicker noise due to base and collector currents, are modelled by the following equations.

Parasitic resistances thermal noise

$$
Ic = 4 \cdot k \cdot T/((Rc)/(MULT))
$$

\n
$$
Ib = 4 \cdot k \cdot T/(Rb)
$$

\n
$$
Ie = 4 \cdot k \cdot T/((Re)/(MULT))
$$

Base and collector currents shot and flicker noise

$$
Ib = 2 \cdot q \cdot Ib + (Kf \cdot (lb)^{Af})/(FREQUENCY)
$$

$$
Ic = 2 \cdot q \cdot Ic
$$

Bipolar transistor equations for temperature effect

$$
Ist = Is(Tn)^{4 - Ab - Abq0} e^{(-Vgb)/V\Delta t}
$$
\n
$$
Ibf = Ibf(Tn)^{6 - 2Mlf} e^{(-Vgf)/((Mlf)(V\Delta t))}
$$
\n
$$
Ibr = Ibr(Tn)^{2} e^{(-VGC)/(2V\Delta T)}
$$
\n
$$
Isst = Iss(Tn)^{4 - AS} e^{(-VGS)/(V\Delta T)}
$$

For power gains, the model uses bandgap difference between emitter and base $(dVG\beta F)$ or base and collector $(dVG\beta R)$.

$$
\beta ft = \beta f (Tn)^{Ae - Ab - Aqb0} e^{(-dVG\beta F)/(V\Delta T)}
$$

$$
\beta rit = \beta rIe^{(-dVG\beta R)/(V\Delta T)}
$$

Resistances are not constant over temperature. As a result, the resistances have parameters linked to the temperature dependence.

$$
Ret = Re(Tn)^{Ae}
$$
\n
$$
Rbvt = Rbv(Tn)^{Ab - Aqb0}
$$
\n
$$
Rbct = Rbc(Tn)^{Aex}
$$
\n
$$
Rcct = Rcc(Tn)^{Ac}
$$
\n
$$
Rcvt = Rcv(Tn)^{Aepi}
$$
\n
$$
Vdt = (-3Vt)\ln Tn + (Vd)(Tn) + (1 - Tn)Vg
$$

The following equation gives the scaling factor of capacitances after temperature scaling of

Analog devices

the diffusion voltages is done. $Cjt = Cj\left(\frac{Vd}{Vd}\right)$ *Vdt* Vd

where ρ is the grading coefficient. ρ

Quasi saturation/high injection effect equations

Quasi saturation or high injection effect can occur due ohmic resistance or space-charge limited resistance in the epilayer region. If the resistance is due to space-charge, the effect is also known as Kirk effect.

The quasi saturation voltage drop is given by the following equation:

$$
Vqs = Vdc - Vb2c1 = -\int_0^{Wepi} E(X)dx
$$

The current is given by the following equation:

$$
Iqs = (Vqs)/(Rcv)
$$

For higher currents, the equation is given by:

$$
Iqs = (Vqs)/(SCRcv)
$$

Current crowding equations

Following is the general DC current crowding equation:

$$
I(x) = \frac{2 \cdot Vt \cdot Lem}{\rho \cdot Hem} Z \tan[Z(1 - x/(Hem))]
$$

where,

$$
L_{em} = emitter length
$$

 H_{em} =emitter width

=pinch resistance ρ

Z =integration constant

For the boundary condition, $I(x=Hem)=0$, the equation is:

$$
Ib = \frac{2 \cdot Vt \cdot Lem}{\rho \cdot Hem} Z \tan Z
$$

The voltage is given by the following equation:

$$
e^{V/(Vt)} = \frac{Z}{\tan Z \cos^2[Z(1 - x/(Hem))]}
$$

In the low current limit Z is small and the equation is:

$$
\frac{Vb1b2}{Ib} = \frac{\rho Hem}{3Lem} = Rbv
$$

In the high current limit $Z \rightarrow \pi/2$ and the equation is:

$$
\left(e^{(Vb1b2)/(Vt)} = \frac{Z \tan Z}{\sin Z}\right) \rightarrow \left(Z \tan Z = Ib \frac{\rho Hem}{2VtLem}\right)
$$

The current is given by:

$$
Ib = \frac{2Vt}{3Rbv}e^{(Vb1b2)/(Vt)}
$$

By interpolating between the high and low current limits, we can derive the following equation:

$$
Ib = \frac{1}{3Rbv} [2Vt(e^{(Vb1b2)/(Vt)} - 1) + Vb1b2]
$$

The resistance seen by the current is given by the following equations:

$$
Rb2 = \frac{3Rbv}{qb}
$$

\n $Ib1b2 = \frac{1}{Rb2} [2Vt(e^{(Vb1b2)/(Vt)} - 1) + Vb1b2]$

Bipolar transit time equations

The transit time for the base for closely related knee current is given by the following equation:

$$
TAUb = TAUb \cdot tn^{Aqb0 + Ab - 1}
$$

Similarly, the transit time for the epilayer is given by the following equation:

$$
TAUepit = TAUepi \cdot tn^{Aepi-1}
$$

The reverse transmit time is given by the following equation:

$$
TAUrt = TAUr \cdot \frac{TAUbt + TAUepit}{TAUb + TAUepi}
$$

The emitter charge is given by the following equation:

$$
Qe = T A U e \cdot \sqrt{I s I k} \cdot e^{(V b 2 e 1)/(2 V t)}
$$

Therefore, the emitter transit time is given by the following equation:

$$
TAUet = TAUe \cdot tn^{Ab-2} \cdot \exp[(-dVgtaue)/(V\Delta t)]
$$

References

For more information on bipolar transistor models, refer to:

[1] Ian Getreu, *Modeling the Bipolar Transistor*, Tektronix, Inc. part# 062-2841-00.

For a generally detailed discussion of the U.C. Berkeley SPICE models, including the bipolar transistor, refer to:

[2] P. Antognetti and G. Massobrio, *Semiconductor Device Modeling with SPICE*, McGraw-Hill, 1988.

For a description of the extension for the quasi-saturation effect, refer to:

[3] G. M. Kull, L. W. Nagel, S. W. Lee, P. Lloyd, E. J. Prendergast, and H. K. Dirks, "A Unified Circuit Model for Bipolar Transistors Including Quasi-Saturation Effects," *IEEE Transactions on Electron Devices*, ED-32, 1103-1113 (1985).

For more information on the Mextram model, refer to:

[3]J.C.J. Paasschens, W.J. Kloosterman, and R. v.d. Toorn, *Model derivation of Mextram 504 - The physics behind the model*, Koinklijke Philips Electronics N.V. 2002

For a comparison of Mextram and the Gummel-Poon model, refer to:

[4]J.C.J. Paasschens and R. v.d. Toorn, *Introduction to and Usage of the Bipolar Transistor Model Mextram*, Koninklijke Philips Electronics N.V. 2002

Resistor

Arguments and options

 $(+)$ and $(-)$ nodes

Define the polarity when the resistor has a positive voltage across it.

[model name]

Affects the resistance value; see [Resistor value formulas on](#page-305-0) [page 306](#page-305-0).

 $^{\prime}$ \vee \vee

Comments The first node listed (or pin 1 in Capture) is defined as positive. The voltage across the component is therefore defined as the first node voltage minus the second node voltage.

> Positive current flows from the (+) node through the resistor to the (-) node. Current flow from the first node through the component to the second node is considered positive.

Temperature coefficients for the resistor can be specified in-line, as in the second example. If the resistor *has a model specified*, then the coefficients from the model are used for the temperature updates; otherwise, the in-line values are used. In both cases the temperature coefficients have default values of zero. Expressions *cannot be used* for the in-line coefficients.

Capture parts

For standard R parts, the effective value of the part is set directly by the VALUE property. For the variable resistor, R_VAR, the effective value is the product of the base value (VALUE) and

RLoad

multiplier (SET).

In general, resistors should have positive component values (VALUE property). In all cases, components must not be given a value of zero.

However, there are cases when negative component values are desired. This occurs most often in filter designs that analyze an RLC circuit equivalent to a real circuit. When transforming from the real to the RLC equivalent, it is possible to end up with negative component values.

PSpice A/D allows negative component values for bias point, DC sweep, AC, and noise analyses. In the case of resistors, the noise contribution from negative component values come from the absolute value of the component (components are not allowed to generate negative noise). A transient analysis may fail for a circuit with negative components. Negative components may create instabilities in time that the analysis cannot handle.

Note: The RBREAK part must be used if you want a LOT tolerance. In that case, use the Model Editor to edit the RBREAK instance.

Breakout parts

For non-stock passive and semiconductor devices, Capture has a set of breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters.

Basic breakout part names consist of the intrinsic PSpice A/D device letter plus the suffix BREAK. By default, the model name is the same as the part name and references the appropriate device model with all parameters set at their default. For instance, the DBREAK part references the DBREAK model, which is derived from the intrinsic PSpice A/D D model (.MODEL DBREAK D). Another approach is to use the model editor to derive an instance model and customize this. For example, you could add device and/or lot tolerances to model parameters.

For breakout part RBREAK, the effective value is computed from a formula that is a function of the specified VALUE property.

Resistor model parameters

1. For information on T_MEASURED, T_ABS, T_REL_GLOBAL, and T_REL_LOCAL, see <u>MODEL (model definition)</u> on page 58.

Resistor equations

Resistor value formulas

One

If [model name] is included and TCE *is specified*, then the resistance is given by:

 \le value $>\cdot$ R \cdot 1.01 TCE \cdot (T-Tnom)

where <value> is normally positive (though it can be negative, but *not* zero). Tnom is the nominal temperature (set using TNOM option).

Two

If [model name] is included and TCE *is not specified*, then the resistance is given by:

<value>·R·(1+TC1·(T-Tnom)+TC2·(T-Tnom)2)

where <value> is usually positive (though it can be negative, but *not* zero).

Resistor equation for noise

Noise is calculated assuming a 1.0-hertz bandwidth. The resistor generates thermal noise using the following spectral power density (per unit bandwidth):

i 2 = 4·*k*·T/resistance

Voltage-Controlled switch

Description The voltage-controlled switch can function either as a variableresistance switch or a short-transition switch. The type of switching characteristic is determined by the specific model parameters used. Under most circumstances it is recommended that the variableresistance mode be used. The switch model was designed to minimize numerical problems. However, there are a few things to consider; see [Special considerations on page 309](#page-308-0).

Comments The resistance between the \lt (+) switch node> and \lt (-) switch node> depends on the voltage between the \lt (+) controlling node> and \lt () controlling node>. In the variable-resistance mode, the resistance varies continuously between **RON** and **ROFF** during the switching transition. For the short-transition switch, the resistance switches between **RON** and **ROFF** in the shortest possible time or voltage increment.

> A resistance of 1/GMIN is connected between the controlling nodes to keep them from floating. See the **OPTIONS** (analysis options) on [page 71](#page-70-0) statement for setting GMIN.

> Although very little computer time is required to evaluate switches, during transient analysis the simulator must step through the transition region using a fine enough step size to get an accurate waveform. Applying many transitions can produce long run times when evaluating the other devices in the circuit at each time step.

Capture parts

Ideal switches

Summarized below are the available voltage-controlled switch part types in the analog library. To create a time-controlled switch, connect the switch control pins to a voltage source with the appropriate voltage vs. time values (transient specification).

The S part defines the on/off resistance and the on/off control voltage thresholds for the variable-resistance switch. This switch has a finite on resistance and off resistance, and it changes smoothly between the two as its control voltage changes. This behavior is important because it allows PSpice A/D to find a continuous set of solutions for the simulation. You can make the on resistance very small in relation to the other circuit impedances, and you can make the off resistance very large in relation to the other circuit impedances.

The S ST part defines the on/off resistance, the threshold and hysteresis control voltage, and the time delay for the short-transition switch. This switch transitions rapidly between states. As a result, the on and off resistance should have as small a dynamic range as practical.

Variable-Resistance switch model parameters

1. See [.MODEL \(model definition\) on page 58.](#page-57-0)

2. RON and ROFF must be greater than zero and less than 1/GMIN.

Short-Transition switch model parameters

1. See [.MODEL \(model definition\) on page 58.](#page-57-0)

2. RON and ROFF must be greater than zero and less than 1/GMIN.

3. TD shifts the switching transition to a later time

Special considerations

- Using double precision numbers, the simulator can only handle a dynamic range of about 12 decades. Making the ratio of ROFF to RON greater than 1E+12 is not recommended.
- For the variable-resistance switch, it is not recommend to make the transition region too narrow. Remember that in the transition region the switch has gain. The narrower the region, the higher the gain and the greater the potential for numerical problems. The smallest allowed value for |**VON**-**VOFF**| is **RELTOL**|(**MAX**(|**VON**|, |**VOFF**|))+ **VNTOL**.
- The short-transition switch is highly non-linear and can cause large discontinuities to occur in the circuit node voltages and branch currents. A rapid change such as that associated with a switch changing state can cause tolerance problems, leading to erroneous results or time step difficulties. Use switch resistances that are close to ideal, setting them only high and low enough to be negligible with respect to other circuit elements.

Switch equations

In the following equations:

```
Vc = voltage across control nodes
Lm = log-mean of resistor values = ln((RON \cdot ROFF)^{1/2})Lr = log-ratio of resistor values = ln(RON/ROFF)
Vm = mean of control voltages = (VON+VOFF)/2
Vd = difference of control voltages = VON-VOFF
k = Boltzmann's constant
T = analysis temperature ((X))
Ss = switch state
Rs = switch resistance
```
Variable-Resistance equations for switch resistance

```
For: VON > VOFF
if: 
Vc > VONthen:
Rs = RONif: 
Vc \leq VOFFthen: 
Rs = ROFFif: 
VOFF < VC < VONthen: 
Rs = exp(Lm + 3·Lr·(Vc-Vm)/(2·Vd) - 2·Lr·(Vc-Vm)3/Vd3)
For: VON \leq VOFFif: 
Vc < v<sub>ON</sub>then: 
Rs = RONif:
Vc > VOFF
```
then: $Rs = ROFF$ if: $VOFF > VC > VON$ then: Rs = *exp*(Lm - 3·Lr·(Vc-Vm)/(2·Vd) + 2·Lr·(Vc-Vm)3/Vd3)

Short-Transition equations for switch resistance

```
If: Ss = offfor: 
      Vc \geq VT + VHthen:
      Rs = RONSs = \alpha nElse if: Ss = on
   for: 
      Vc < VT - VH
   then: 
      Rs = ROFFSs = offElse: (use the current state)
   Rs = RsSs = Ss
```
Voltage-Controlled switch equation for noise

Noise is calculated assuming a 1.0-hertz bandwidth. The voltage-controlled switch generates thermal noise as if it were a resistor having the same resistance that the switch has at the bias point, using the following spectral power density (per unit bandwidth):

i 2 = 4·*k*·T/Rs

Transmission line

- **Description** The transmission line device is a bidirectional delay line with two ports, A and B. The (+) and (-) nodes define the polarity of a positive voltage at a port.
- **Comments** During transient (**TRAN** (transient analysis) on page 113) analysis, the internal time step is limited to be no more than onehalf the smallest transmission delay, so short transmission lines cause long run times.

The simulation status window displays the properties of the three shortest transmission lines in a circuit if a transient run's time step ceiling is set more frequently by one of the transmission lines. This is helpful when you have a large number of transmission lines. The properties displayed are:

- % loss: percent attenuation at the characteristic delay (i.e., the degree to which the line is lossy)
- time step ceiling: induced by the line
- % of line delay: time step size at percentage of characteristic delay

These transmission line properties are displayed only if they are slowing down the simulation.

For a line that uses a model, the electrical length is given after the model name. Example T5 of [Lossy line](#page-313-0) [Examples](#page-313-1) uses TMOD to specify the line parameters and has an electrical length of one unit.

All of the transmission line parameters from either the ideal or lossy parameter set can be expressions. In addition, R and G can be general Laplace expressions. This allows the user to model frequency dependent effects, such as skin effect and dielectric loss. However, this adds to the computation time for transient analysis, since the impulse responses must be obtained by an inverse FFT instead of analytically.

Ideal line

General form T<name> <A port (+) node> <A port (-) node> + <B port (+) node> <B port (-) node> + [model name] + Z0=<value> [TD=<value>] [F=<value> [NL=<value>]] + IC= <*near voltage*> <*near current*> <*far voltage*> <*far current*>

Description As shown below, port A's (+) and (-) nodes are 1 and 2, and port B's (+) and (-) nodes are 3 and 4, respectively.

Comments For the ideal line, IC sets the initial quess for the voltage or current across the ports. The <*near voltage*> value is the voltage across A(+) and A(-) and the <*far voltage*> is the voltage across B(+) and B(-). The <*near current*> is the current through A(+) and A(-) and the <*far current*> is the current through B(+) and B(-).

> For the ideal case, Z0 is the characteristic impedance. The transmission line's length can be specified either by TD, a delay in seconds, or by F and NL, a frequency and a relative wavelength at F. NL has a default value of 0.25 (F is the quarter-wave frequency). Although TD and F are both shown as optional, one of the two must be specified.

Note: Both Z0 (Z-zero) and ZO (Z-O) are accepted by the simulator.

PSpice Reference Guide Analog devices

Lossy line

Description

The simulator uses a distributed model to represent the properties of a lossy transmission line. That is, the line resistance, inductance, conductance, and capacitance are all continuously apportioned along the line's length. A common approach to simulating lossy lines is to model these characteristics using discrete passive elements to represent small sections of the line.

This is the lumped model approach, and it involves connecting a set of many small subcircuits in series as shown below:

This method requires that there is enough lumps to adequately represent the distributed character of the line, and this often results in the need for a large netlist and correspondingly long simulation times. The method also produces spurious oscillations near the natural frequencies of the lumped elements.

An additional extension allows systems of coupled transmission lines to be simulated. Transmission line coupling is specified using the K device. This is done in much the same way that coupling is specified for inductors. See the description of Transmission line [coupling on page 216](#page-215-0) for further details.

The distributed model allows freedom from having to determine how many lumps are sufficient, and eliminates the spurious oscillations. It also allows lossy lines to be simulated in a fraction of the time necessary when using the lumped approach, for the same accuracy.

Comments

For a lossy line, LEN is the electrical length. R, L, G, and C are the per unit length values of resistance, inductance, conductance, and capacitance, respectively.

Example T4 specifies a lossy line one meter long. The lossy line model is similar to that of the ideal case, except that the delayed voltage and current values include terms which vary with frequency. These terms are computed in transient analysis using an impulse response convolution method, and the internal time step is limited by the time resolution required to accurately model the frequency characteristics of the line. As with ideal lines, short lossy lines cause long run times.

Capture parts

Ideal and lossy transmission lines

Listed below are the properties that you can set per instance of an ideal (T) or lossy (TLOSSY) transmission line. The parts contained in the TLINE.OLB part library contain a variety of transmission line types. Their part properties vary.

1.

PSpice A/D uses a distributed model to represent the properties of a lossy transmission line. That is, the line resistance, inductance, conductance, and capacitance are all continuously apportioned along the line's length.

A common approach to simulating lossy lines is to model these characteristics using discreet passive elements to represent small sections of the line. This is the lumped model approach, and it involves connecting a set of many small subcircuits in series. This method requires that enough lumps exist to adequately represent the distributed characteristic of the line. This often results in the need for a large netlist and correspondingly long simulation time. The method also produces spurious oscillations near the natural frequencies of the lumped elements.

PSpice Reference Guide Analog devices

The distributed model used in PSpice A/D frees you from having to determine how many lumps are sufficient, and eliminates the spurious oscillations. It also allows lossy lines to be simulated with the same accuracy in a fraction of the time required by the lumped approach.

In addition, you can make R and G general Laplace expressions. This allows frequency dependent effects to be modeled, such as skin effect and dielectric loss.

Coupled transmission lines

Listed below are the properties that you can set per instance of a coupled transmission line part. The part library provides parts that can accommodate up to five coupled transmission lines. You can also create new parts that have up to ten coupled lines.

PSpice Reference Guide

Analog devices

1. T2COUPLEDX is functionally identical to T2COUPLED. However, the T2COUPLEDX implementation uses the expansion of the subcircuit referenced by T2COUPLED.

Ti and line Tj

Simulating coupled lines

Use the K device to simulate coupling between transmission lines. Each of the coupled transmission line parts provided in the standard part library translate to K device and T device declarations in the netlist. PSpice A/D compiles a system of coupled lines by assembling capacitive and inductive coupling matrices from all of the K devices involving transmission lines. Though the maximum order for any one system is ten lines, there is no explicit limitation on the number of separate systems that may appear in one simulation.

The simulation model is accurate for:

- ideal lines
- low-loss lossy lines
- systems of homogeneous, equally spaced high-loss lines

For more information, see [Transmission line coupling on page 216.](#page-215-0)

Simulation considerations

When simulating, transmission lines with short delays can create performance bottlenecks by setting the time step ceiling to a very small value.

If one transmission line sets the time step ceiling frequently, PSpice A/D reports the three lines with the shortest time step. The status window displays the percentage attenuation, step ceiling, and step ceiling as percentage of transmission line delay.

If your simulation is running reasonably fast, you can ignore this information and let the simulation proceed. If the simulation is slowed significantly, you may want to cancel the simulation and modify your design. If the line is lossy and shows negligible attenuation, model the line as ideal instead.

PSpice Reference Guide

Analog devices

Transmission line model parameters

1. See[.MODEL \(model definition\) on page 58](#page-57-0). The order is from the most commonly used to the least commonly used parameter.

- 2. Any length units can be used, but they must be consistent. For instance, if LEN is in feet, then the units of R must be in ohms/foot.
- *** A lossy line with R=G=0 and LEN=1 is equivalent to an ideal line with $\mathbf{ZO} = \sqrt{\frac{L}{C}}$ and $\mathbf{TD} = \mathbf{LEN} \cdot \sqrt{\mathbf{L} \cdot \mathbf{C}}$. $TD = LEN \cdot \sqrt{L} \cdot C$.

References

For more information on how the lossy transmission line is implemented, refer to:

[1] Roychowdhury and Pederson, "Efficient Transient Simulation of Lossy Interconnect," Design Automation Conference, 1991.

Independent voltage source & stimulus

The Independent Current Source & Stimulus (I) and the Independent Voltage Source & Stimulus (V) devices have the same syntax. See Independent current source & stimulus [Independent voltage source & stimulus on page 180](#page-179-0).

Current-Controlled switch

switch or a short-transition switch. The type of switching characteristic is determined by the specific model parameters used. Under most circumstances it is recommended that the variable-resistance mode be used. The switch model was designed to minimize numerical problems. However, there are a few things to consider; see [Special considerations](#page-324-0) [on page 325](#page-324-0).

Comments The resistance between the \lt (+) switch node> and \lt (-) switch node> depends on the current through the <controlling V device name> source. In the variable-resistance mode, the resistance varies continuously between **RON** and **ROFF** during the switching transition. For the shorttransition switch, the resistance switches between **RON** and **ROFF** in the shortest possible time or voltage increment.

> A resistance of 1/GMIN is connected between the controlling nodes to keep them from floating. See [.OPTIONS \(analysis options\) on page 71](#page-70-0) for information on setting GMIN.

> Although very little computer time is required to evaluate switches, during transient analysis the simulator must step through the transition region using a fine enough step size to get an accurate waveform. Having many transitions can produce long run times when evaluating the other devices in the circuit for many times.

Capture parts

Ideal switches

Summarized below are the available current-controlled switch part types in the analog library. To create a time-controlled switch, connect the switch control pins to a voltage source with the appropriate voltage vs. time values (transient specification).

The W part defines the on/off resistance and the on/off control current thresholds for the variable-resistance switch. This switch has a finite on resistance and off resistance, and it changes smoothly between the two as its control current changes. This behavior is important because it allows PSpice A/D to find a continuous set of solutions for the simulation. You can make the on resistance very small in relation to the other circuit impedances, and you can make the off resistance very large in relation to the other circuit impedances.

The W_ST part defines the on/off resistance, the threshold and hysteresis control current, and the time delay for the short-transition switch. This switch transitions rapidly between states. As a result, the on and off resistance should have as small a dynamic range as practical.

As with current-controlled sources (F, FPOLY, H, and HPOLY), the W part and the W_ST part contain a current-sensing voltage source, which when netlisted, generate two device declarations to the circuit file set:

- one for the controlled switch
- one for the independent current-sensing voltage source

If you want to create a new part for a current-controlled switch (with, for example, different on/ off resistance and current threshold settings in the ISWITCH model), the TEMPLATE property must account for the additional current-sensing voltage source.
Variable-Resistance switch model parameters

1. See [.MODEL \(model definition\) on page 58.](#page-57-0)

2. **RON** and **ROFF** must be greater than zero and less than 1/GMIN

Short-Transition switch model parameters

1. See MODEL (model definition) on page 58.

2. **RON** and **ROFF** must be greater than zero and less than 1/GMIN

3. **TD** shifts the switching transition to a later time

Special considerations

Using double precision numbers, the simulator can handle only a dynamic range of about 12 decades. Therefore, it is not recommended making the ratio of ROFF to RON greater than 1.0E+12.

For the variable-resistance switch, it is not recommended making the transition region too narrow. Remember that in the transition region the switch has gain. The narrower the region, the higher the gain and the greater the potential for numerical problems. The smallest allowed value for $|$ ION -IOFF is RELTOL \cdot (MAX($|$ ION $|$, $|$ IOFF $|$))+ ABSTOL.

The short-transition switch is highly non-linear and can cause large discontinuities to occur in the circuit node voltages and branch currents. A rapid change such as that associated with a switch changing state can cause tolerance problems, leading to erroneous results or time step difficulties. Use switch resistances that are close to ideal, setting them only high and low enough to be negligible with respect to other circuit elements.

Switch equations

In the following equations:

Ic= controlling current L m= log-mean of resistor values = $ln(RON \cdot ROFF)^{1/2}$

Lr= log-ratio of resistor values = *ln*(RON/ROFF) $Im=$ mean of control currents = $(ION+IOFF)/2$ $Id =$ difference of control currents $=$ ION-IOFF *k*= Boltzmann's constant T= analysis temperature $(^{\circ}K)$ Ss= switch state Rs= switch resistance

Variable-Resistance equations for switch resistance

```
For: ION > IOFF
    if: 
      Ic > IONthen:
      Rs = RONif: 
      Ic < IOFF
    then:
      Rs = ROFFif: 
      IOFF \leq Ic \leq IONthen:
       Rs = exp(Lm + 3·Lr·(1c-Im)/(2·Id) - 2·Lr·(1c-Im)^{3}/Id^{3})
```
For: ION **<** IOFF

```
if: 
  Ic < IONthen:
  Rs = RONif: 
  Ic > IOFFthen:
  Rs = ROFFif: 
  IOFF > Ic > IONthen:
   Rs = exp(Lm - 3·Lr·(Ic-Im)/(2·Id) + 2·Lr·(Ic-Im)^{3}/Id^{3})
```
Short-Transition equations for switch resistance

```
If: SS = off
```

```
for:
  Vc \geq IT + IHthen:
  Rs = RONSs = on
```
Else if: $SS = on$

```
for:
  Vc < IT - IH
then:
  Rs = ROFFSs = off
```
Else: (use the current state)

 $Rs = Rs$ $Ss = Ss$

Current-Controlled switch equation for noise

Noise is calculated assuming a 1.0-hertz bandwidth. The current-controlled switch generates thermal noise as if it were a resistor using the same resistance as the switch has at the bias point, using the following spectral power density (per unit bandwidth):

i 2 = 4·*k*·T/Rs

Subcircuit instantiation

Purpose This statement causes the referenced subcircuit to be inserted into the circuit using the given nodes to replace the argument nodes in the definition. It allows a block of circuitry to be defined once and then used in several places.

Arguments and options

<subcircuit name>

The name of the subcircuit's definition. See [.SUBCKT \(subcircuit\) on](#page-104-0) [page 105](#page-104-0).

PARAMS:

Passes values into subcircuits as arguments and into expressions inside the subcircuit.

TEXT:

Passes text values into subcircuits and into text expressions inside the subcircuit.

Comments There must be the same number of nodes in the call as in the subcircuit's definition.

> Subcircuit references can be nested; that is, a call can be given to subcircuit A, whose definition contains a call to subcircuit B. The nesting can be to any level, but *must not be circular*: for example, if subcircuit A's definition contains a call to subcircuit B, then subcircuit B's definition must not contain a call to subcircuit A.

Operational Amplifiers (OpAmp) Model Parameters

PSpice Reference Guide

IGBT

Description The equivalent circuit for the IGBT is shown below. It is modeled as an intrinsic device (not as a subcircuit) and contains five DC current components and six charge (capacitive) components. An overview of the model equations is included below. For a more detailed description of the defining equations see references [1] through [4] of [References.](#page-338-0)

Capture parts

The following table lists the set of IGBT breakout parts designed for customizing model parameters for simulation. These are useful for setting up Monte Carlo and worst-case analyses with device and/or lot tolerances specified for individual model parameters.

Setting operating temperature

Operating temperature can be set to be different from the global circuit temperature by defining one of the model parameters: T_ABS, T_REL_GLOBAL, or T_REL_LOCAL. Additionally, model parameters can be assigned unique measurement temperatures using the T_MEASURED model parameter. For more information, see [IGBT model parameters on](#page-333-0) [page 334.](#page-333-0)

IGBT device parameters

The general form of the IGBT syntax allows for the specification of five device parameters.

These device parameters and their associated default values are defined in previous table. The IGBT model parameters and their associated default values are defined in the table that follows. Model parameters can be extracted from data sheet information by using the model editor. Also, a library of model parameters for commercially available IGBTs is supplied with the software.

The parameters AGD, AREA, KP, TAU, and WB are specified as both device and model parameters, and they cannot be used in a Monte Carlo analysis.

When specified as device parameters, the assigned values take precedence over those which are specified as model parameters. Also, as device parameters (but not as model parameters), they can be assigned a parameter value and used in conjunction with a .DC or .STEP analysis.

IGBT model parameters

PSpice Reference Guide

1. See *MODEL* (model definition) on page 58 statement.

IGBT equations

In the following equations:

I_{mos}= MOSFET channel current

 I_T = anode current

I_{CSS}= steady-state (bipolar) collector current

Ibss= Steady-state base current

I_{mult}= avalanche multiplication current

 R_h = conductivity modulated base resistance

b = ambipolar mobility ratio

 D_0 = diffusion coefficient for holes

W = quasi-neutral base width

 Q_{eb} = instantaneous excess carrier base charge

 Q_b = background mobile carrier charge

n_i = intrinsic carrier concentration

M = avalanche multiplication factor

 I_{qen} = (bipolar)collector-base thermally generated current

 ε_{si} = dielectric permittivity of silicon

q = electron charge

 W_{bci} = base (bipolar) to collector depletion width

IGBT equations for DC current

MOSFET channel current

$$
IMOS = \begin{cases} 0 \\ \n\text{KF} \cdot \text{KP} \cdot \left((V_{gs} - \text{VT}) \cdot V_{ds} - \frac{\text{KF} \cdot V_{ds}^{2}}{2} \right) \\ \n\frac{1 + \text{THETA} \cdot (V_{gs} - \text{VT})}{2 \cdot (1 + \text{THETA} \cdot (V_{gs} - \text{VT}))} \n\end{cases}
$$

For $\rm V_{gs}$ < $\rm VT$ For $V_{ds} \leq (V_{gs} - VT)/KF$ For V_{ds} > (V_{gs} -VT) /KF

anode current: current through the resistor R_b

$$
I_T = \frac{V_{Ce}}{R_h}
$$

steady-state collector current

$$
I_{css} = \begin{cases} 0 & \text{For } V_{eb} \le 0\\ \left(\frac{1}{1+b}\right) \cdot I_T + \left(\frac{b}{1+b}\right) \cdot \left(\frac{4 \cdot D_p}{W^2}\right) \cdot Q_{eb} & \text{For } V_{eb} > 0 \end{cases}
$$

steady-state base current

$$
I_{\text{bss}} = \begin{cases} 0 & \text{For } V_{\text{eb}} \le 0 \\ \frac{Q_{eb}}{\text{TAU}} + \left(\frac{Q_{eb}}{Q_B}\right) \cdot \left(\frac{4 \cdot \text{NB}^2}{n_i^2}\right) \cdot (\text{JSNE} \cdot \text{AREA}) & \text{For } V_{\text{eb}} > 0 \end{cases}
$$

avalanche multiplication current

$$
I_{mult} = (M-1) \cdot (I_{mos} + I_{css}) + M \cdot I_{gen}
$$

IGBT equations for capacitance

gate source

$$
C_{gs} = CGS
$$

drain source

$$
Q_{gs} = \textbf{ccs} \cdot V_{gs}
$$

 $Q_{ds} = q \cdot (AREA - AGD) \cdot NB \cdot W_{dsj}$

$$
C_{ds} = \frac{(\text{area} - \text{AGD}) \cdot \varepsilon_{si}}{W_{dsj}}
$$

where:

$$
W_{dsj} = \sqrt{\frac{2 \cdot \varepsilon_{si} \cdot (V_{ds} + 0.6)}{q \cdot \mathbf{N} \mathbf{B}}}
$$

gate drain

For V_{ds} < V_{gs} – **v**TD

$$
C_{\text{dg}} = \text{COXD} \qquad Q_{dg} = \text{COXD} \cdot V_{dg}
$$

For $V_{ds} \ge V_{gs} - \text{vto}$

$$
C_{dg} = \frac{C_{dgj} \cdot \text{coxd}}{C_{dgj} + \text{coxd}}
$$

$$
Q_{dg} = \frac{q \cdot \text{NB} \cdot \varepsilon_{si} \cdot \text{AGD}^2}{\text{coxd}} \left(\frac{\text{coxd} \cdot W_{dgj}}{\varepsilon_{si} \cdot \text{AGD}} - \log\left(1 + \frac{\text{coxd} \cdot W_{dgj}}{\varepsilon_{si} \cdot \text{AGD}}\right)\right) - \text{coxd} \cdot \text{vtd}
$$

where:

$$
C_{dgj} = \frac{\text{AGD} \cdot \varepsilon_{si}}{W_{dgj}}
$$

$$
W_{dgj} = \sqrt{\frac{2 \cdot \varepsilon_{si} \cdot (V_{dg} + \text{vTD})}{q \cdot \text{NB}}}
$$

and

Ccer

Cmult

$$
C_{cer} = \frac{Q_{eb} \cdot C_{bcj}}{3 \cdot Q_B}
$$

$$
C_{bcj} = \frac{Q_{eb} \cdot C_{bcj}}{3 \cdot Q_B} \qquad \text{and} \qquad C_{bcj}
$$

$$
C_{bcj} = \frac{\varepsilon_{si} \cdot \text{area}}{W_{bcj}}
$$

$$
C_{mult} = (M-1) \cdot C_{cer}
$$

$$
C_{mult} = (M-1) \cdot C_{cer}
$$
 $Q_{mult} = (M-1) \cdot Q_{cer}$

emitter base

$$
C_{eb} = \frac{dQ_{eb}}{dV_{eb}}
$$

References

For more information on the IGBT model, refer to:

[1] G.T. Oziemkiewicz, "Implementation and Development of the NIST IGBT Model in a SPICE-based Commercial Circuit Simulator," Engineer's Thesis, University of Florida, December 1995.

[2] A.R.Hefner, Jr., "INSTANT - IGBT Network Simulation and Transient Analysis Tool," National Institute of Standards and Technology Special Publication SP 400-88, June 1992.

[3] A.R.Hefner, Jr., "An Investigation of the Drive Circuit Requirements for the Power Insulated Gate Bipolar Transistor (IGBT)," IEEE Transactions on Power Electronics, Vol. 6, No. 2, April 1991, pp. 208-219.

[4] A.R.Hefner, Jr., "Modeling Buffer Layer IGBTs for Circuit Simulation," IEEE Transactions on Power Electronics, Vol. 10, No. 2, March 1995, pp. 111-123

Battery Model

Arguments and options

awbflooded_cell

PSpice model for modelling the flooded cell batteries. In the flooded cells batteries since the gases created during charging are vented to the atmosphere, distilled water must be added occasionally to bring the electrolyte back to its required level.

Example: 12-V automobile battery.

awbvalve_regulated_cell

PSpice model for modelling the valve regulated batteries.

VOC

Indicates the open circuit voltage. This is the voltage across the two terminals of the battery when the battery is not connected to a circuit.

AH

It is the ampere hour of the battery. This is the amount of time for which a battery operates without having to recharge it. For example, if a battery is marked *300Ah* then it is assumed that the battery can supply 20A current for 15 hours or 10A current for 30 hrs.

Note: An ampere hour (Ah) indicates the amount of energy charge in a battery that will allow one ampere of current to flow for one hour.

SOC

Indicates the state of charge in a a battery. For a completely charged battery, SOC is 100% and for a fully discharged battery, SOC is 0%.

Capture Parts

Digital devices

Digital device summary

Primitives are primarily used in subcircuits to model complete devices.

Stimulus devices are used in the circuit to provide input for other digital devices during the simulation.

Interface devices are mainly used inside subcircuits that model analog/digital and digital/ analog interfaces.

Note: The digital devices are part of the digital simulation feature of PSpice A/D. For more information on digital simulation and creating models, refer to your *PSpice User's Guide*.

Digital primitive summary

Digital primitives are low-level devices whose main use is modeling off-the-shelf parts, often in combination with each other.

Digital primitives should not be confused with the subcircuits in the libraries that use them. For instance, the 74LS00 subcircuit in $741s.11b$ uses a NAND digital primitive to model the 74LS00 part, but it also includes timing and interface information that makes the model adapted for use in a circuit simulation. For more information, refer to your *PSpice User's Guide*.

This section provides a reference for each of the digital primitives supported by the simulator, to help you create digital parts that are not in the model library.

PSpice Reference Guide

Digital devices

PSpice Reference Guide

Digital devices

The format for specifying a digital primitive follows the general format described in the next section. Primitive-specific formats are also described which includes parameters and nodes that are specific to the primitive type.

Also listed is the specific timing model format for each primitive, along with the appropriate timing model parameters.

For example, the 74393 part provided in the model library is defined as a subcircuit composed of U devices as shown below.

PSpice Reference Guide Digital devices

.subckt 74393 A CLR QA QB QC QD + optional: DPWR=\$G_DPWR DGND=\$G_DGND params: MNTYMXDLY=0 IO_LEVEL=0 UINV inv DPWR DGND + CLR CLRBAR + D0_GATE IO_STD IO_LEVEL={IO_LEVEL} U1 jkff(1) DPWR DGND + \$D_HI CLRBAR A \$D_HI \$D_HI QA_BUF \$D_NC + D_393_1 IO_STD MNTYMXDLY={MNTYMXDLY}= + IO_LEVEL={IO_LEVEL} U2 jkff(1) DPWR DGND + \$D_HI CLRBAR QA_BUF \$D_HI \$D_HI QB_BUF \$D_NC + D_393_2 IO_STD MNTYMXDLY={MNTYMXDLY} U3 jkff(1) DPWR DGND + \$D_HI CLRBAR QB_BUF \$D_HI \$D_HI QC_BUF \$D_NC D_393_2 IO_STD MNTYMXDLY={MNTYMXDLY} U4 jkff(1) DPWR DGND + \$D_HI CLRBAR QC_BUF \$D_HI \$D_HI QD_BUF \$D_NC + D_393_3 IO_STD MNTYMXDLY={MNTYMXDLY} UBUFF bufa(4) DPWR DGND + QA_BUF QB_BUF QC_BUF QD_BUF QA QB QC QD + D_393_4 IO_STD MNTYMXDLY={MNTYMXDLY}IO_LEVEL={IO_LEVEL} .ends

When adding digital parts to a part library, you can create corresponding digital device models by connecting U devices in a subcircuit definition similar to the one shown above. We recommend that these be saved in a custom model file. The model files can then be configured into the model library or specified for use in a given design.

General digital primitive format

The format of digital primitives is similar to that of analog devices. One difference is that most digital primitives use two models instead of one. One of the models is the timing model, which specifies propagation delays and timing constraints, such as setup and hold times. The other model is the I/O model, which specifies information specific to the device's input/output characteristics. The reason for having two models is that, while timing information is specific to a device, the input/output characteristics apply to a whole device family. Thus, many devices in the same family reference the same I/O model, but each device has its own timing model. If wanted, the timing models can be selected among primitives of the same class.

The general digital primitive format is shown below. Each statement can span one or more lines by using the \pm (line continuation) on page 127 character in the first column position. Comments can be added to each line by using the [; \(in-line comment\) on page 126](#page-125-0). For specific information on each primitive type, see the sections that follow.

.MODEL <model name> <model type> (<model parameters>*)

Examples U1 NAND(2) \$G_DPWR \$G_DGND 1 2 10 D0_GATE IO_DFT U2 JKFF(1) \$G_DPWR \$G_DGND 3 5 200 3 3 10 2 D_293ASTD IO_STD U3 INV \$G_DPWR \$G_DGND IN OUT D_INV IO_INV MNTYMXDLY=3 IO_LEVEL=2

Arguments and options

<primitive type> [(<parameter value>*)]

The type of digital device, such as NAND, JKFF, or INV. It is followed by zero or more parameters specific to the primitive type, such as number of inputs. The number and meaning of the parameters depends on the primitive type. See the sections that follow for a complete description of each primitive type and its parameters.

<digital power node> <digital ground node>

These nodes are used by the interface subcircuits which connect analog nodes to digital nodes or vice versa. Refer to your *PSpice User's Guide* for more information.

<node>*

One or more input and output nodes. The number of nodes depends on the primitive type and its parameters. Analog devices, digital devices, or both can be connected to a node. If a node has both analog and digital connections, then the simulator automatically inserts an interface subcircuit to translate between logic levels and voltages. Refer to your *PSpice User's Guide* for more information.

<timing model name>

The name of a timing model that describes the device's timing characteristics, such as propagation delay and setup and hold times. Each timing parameter has a minimum, typical, or maximum value which can be selected using the optional MNTYMXDLY device parameter (described below) or the DIGMNTYMX option (see [.OPTIONS \(analysis options\) on page 71](#page-70-0)). The type of the timing model and its parameters are specific to each primitive type and are discussed in the following sections. (Note that the PULLUP, PULLDN, and PINDLY primitives do not have timing models.)

<I/O model name>

The name of an I/O model, which describes the device's loading and driving characteristics. I/O models also contain the names of up to four DtoA and AtoD interface subcircuits, which are automatically called by the simulator to handle interface nodes. Refer to your *PSpice User's Guide* for a more detailed description of I/O models.

<model type>

Is specific to the primitive type. See the specific primitive for the correct *<model type>* and associated *<model parameters>*. General timing model issues are discussed in the next section.

MNTYMXDLY

An optional device parameter that selects either the minimum, typical, or maximum delay values from the device's timing model. A fourth option operates the primitive in Digital Worst-Case (min/max) mode. If not specified, MNTYMXDLY defaults to 0. Valid values are:

```
0 = Current value of .OPTIONS DIGMNTYMX (default=2)
```

```
1 = Minimum
```

```
2 = Typical
3 = Maximum
```

```
4 = Worst-case (min/max) timing
```
IO_LEVEL

An optional device parameter that selects one of the four AtoD or DtoA interface subcircuits from the device's I/O model. The simulator calls the selected subcircuit automatically in the event a node connecting to the primitive also connects to an analog device. If not specified, IO LEVEL defaults to 0. Valid values are:

```
0 = the current value of .OPTIONS DIGIOLVL (default=1)
```

```
1 = AtoD1/DtoA1
```

```
2 = AtoD2/DtoA2
```

```
3 = AtoD3/DtoA3
4 = AtoD4/DtoA4
```
Refer to your *PSpice User's Guide* for more information.

Timing models

With the exception of the PULLUP, PULLDN, and PINDLY devices, all digital primitives have a timing model that provides timing parameters to the simulator. Within a timing model, there can be one or more types of parameters

- propagation delays (TP)
- setup times (TSU)
- hold times (TH)
- pulse widths (TW)
- switching times (TSW)

Each parameter is further divided into three values: minimum (MN), typical (TY), and maximum (MX). For example, the typical low-to-high propagation delay on a gate is specified as TPLHTY. The minimum data-to-clock setup time on a flip-flop is specified as TSUDCLKMN.

One or more parameters can be missing from the timing model definition. Data books do not always provide all three (minimum, typical, and maximum) timing specifications. The way the simulator handles missing parameters depends on the type of parameter.

Treatment of unspecified propagation delays

Note: This discussion applies only to propagation delay parameters (TP). All other timing parameters, such as setup/hold times and pulse widths, are handled differently and are described in [Treatment of unspecified timing constraints on page 354](#page-353-0).

Often, only the typical and maximum delays are specified in data books. If, in this case, the simulator were to assume that the unspecified minimum delay just defaults to zero, the logic in certain circuits could break down.

For this reason, the simulator provides two configurable options, DIGMNTYSCALE and DIGTYMXSCALE (set using the *OPTIONS* (analysis options) on page 71 command), which are used to extrapolate unspecified propagation delays in the timing models.

DIGMNTYSCALE

ThIS option computes the minimum delay when a typical delay is known, using the formula

```
TPxxMN = DIGMNTYSCALE · TPxxTY
```
DIGMNTYSCALE has a default value of 0.4, or 40% of the typical delay. Its value must be between 0.0 and 1.0.

DIGTYMXSCALE

This option computes the maximum delay from a typical delay, using the formula

```
TPxxMX = DIGTYMXSCALE · TPxxTY
```
DIGTYMXSCALE has a default value of 1.6. Its value must be greater than 1.0.

When a typical delay is unspecified, its value is derived from the minimum and/or maximum delays, in one of the following ways. If both the minimum and maximum delays are known, the typical delay is the average of these two values. If only the minimum delay is known, the typical delay is derived using the value of the *DIGMNTYSCALE* option. Likewise, if only the maximum delay is specified, the typical delay is derived using *DIGTYMXSCALE*. Obviously, if no values are specified, all three delays have a default value of zero.

Treatment of unspecified timing constraints

The remaining timing constraint parameters are handled differently from the propagation delays. Often, data books state pulse widths, setup times, and hold times as a minimum value. These parameters do not lend themselves to the extrapolation method used for propagation delays.

Instead, when one or more timing constraints are omitted, the simulator uses the following steps to fill in the missing values:

- If the minimum value is omitted, the default value is zero.
- If the maximum value is omitted, it takes on the typical value if one was specified, otherwise it takes on the minimum value.
- If the typical value is omitted, it is computed as the average of the minimum and maximum values.

Gates

Logic gates come in two types: standard and tristate. Standard gates always have their outputs enabled, whereas tristate gates have an enable control. When the enable control is 0, the output's strength is Z and its level is X.

Logic gates also come in two forms: simple gates and gate arrays. Simple gates have one or more inputs and only one output. Gate arrays contain one or more simple gates in one component. Gate arrays allow one to work directly using parts that have several gates in one package.

The usual Boolean equations apply to these gates having the addition of the X level. The rule for X is: if an input is X, and if changing that input between one and zero would cause the output to change, then the output is also X. In other words, X is only propagated to the output when necessary. For example: 1 AND $X = X$; 0 AND $X = 0$; 0 OR $X = X$; 1 OR $X = 1$.

Standard gates

Timing model format

[Types on page 358.](#page-357-0)

<timing model name> UGATE [model parameters]

Examples U5 AND(2) \$G_DPWR \$G_DGND IN0 IN1 OUT two-input AND gate + T_AND2 IO_STD U2 INV \$G_DPWR \$G_DGND 3 5; simple INVerter + T_INV IO_STD U13 NANDA(2,4) \$G_DPWR \$G_DGND; four two-input NAND gates + INA0 INA1 INB0 INB1 INC0 INC1 + IND0 IND1 OUTA OUTB OUTC OUTD + T_NANDA IO_STD U9 AO(3,3) \$G_DPWR \$G_DGND;three-input AND-OR gate + INA0 INA1 INA2 INB0 INB1 INB2 INC0 INC1 INC2 + OUT T_AO IO_STD + MNTYMXDLY=1 IO_LEVEL=1 . MODEL T AND2 UGATE ; AND2 Timing Model + TPLHMN=15ns TPLHTY=20ns TPLHMX=25ns + TPHLMN=10ns TPHLTY=15ns TPHLMX=20ns +)

Arguments and options

<no. of inputs><no. of gates>

The <no. of inputs> is the number of inputs per gate and <no. of gates> is the number of gates. in* and out* mean one or more nodes, whereas in and out refer to only one node.

In gate arrays the order of the nodes is: all inputs for the first gate, all inputs for the second gate, ..., output for the first gate, output for the second gate, ... In other words, all of the input nodes come first, then all of the output nodes. The total number of input nodes is *<no. of inputs>·<no. of gates>*; the number of output nodes is *<no. of gates>*.

A compound gate is a set of <no. of gates> first-level gates which each have <no. of inputs> inputs. Their outputs are connected to a single second-level gate. For example, the AO component has <no. of gates> AND gates whose outputs go into one OR gate. The OR gate's output is the AO device's output. The order of the nodes is: all inputs for the first, first-level gate; all inputs for the second, first-level gate; ...; the output of the second-level gate. In other words, all of the input nodes followed by the one output node.

PSpice Reference Guide Digital devices

Standard gates

Table 3-1 Standard Gate Types

Table 3-1 Standard Gate Types

Table 3-2 Standard gate timing model parameters

1. See [.MODEL \(model definition\) on page 58](#page-57-0)

PSpice Reference Guide Digital devices

Tristate gates

Timing model format

.MODEL <timing model name> UTGATE [model parameters]

Examples U5 AND3(2) \$G_DPWR \$G_DGND IN0 IN1 ENABLE OUT two-input AND
+ T_TRIAND2 IO_STD U2 INV3 \$G_DPWR \$G_DGND 3 100 5; INVerter + T_TRIINV IO_STD U13 NAND3A(2,4) \$G_DPWR \$G_DGND; four two-input NAND + INA0 INA1 INB0 INB1 INC0 INC1 IND0 IND1 + ENABLE OUTA OUTB OUTC OUTD + T_TRINAND IO_STD . MODEL T_TRIAND2 UTGATE ; TRI-AND2 Timing Model + TPLHMN=15ns TPLHTY=20ns TPLHMX=25ns ... + TPZHMN=10ns TPZHTY=15ns TPZHMX=20ns +)

Arguments and options

Comments In gate arrays the order of the nodes is: all inputs for the first gate, all inputs for the second gate, ..., enable, output for the first gate, output for the second gate, ... In other words, all of the input nodes come first, then the enable, then all of the output nodes. The total number of input nodes is <no. of inputs>·<no. of gates>+1; the number of output nodes is <no. of gates>. If a tristate gate is connected to a net that has at least one device input using an INLD I/O model, or a device output using an OUTLD I/O model where both parameters are greater than zero, then that net is simulated as a charge storage net.

Tristate gate types

PSpice Reference Guide

Digital devices

1. in* and out*—Mean one or more nodes present. in and out—Refer to only one node. en—Refers to the output enable node.

Tristate gate timing model parameters

1. See .MODEL statement.

Bidirectional transfer gates

The bidirectional transfer gate is a passive device that connects or disconnects two nodes. Bidirectional transfer gates have no parameters.

The state of the gate input controls whether the gate connects the two digital nets. The device type NBTG connects the nodes if the gate is one, and disconnects the nodes if the gate is zero. Device type PBTG connects the nodes if the gate is zero and disconnects the nodes if the gate is one.

The I/O Model DRVH and DRVL parameters are used as a ceiling on the strength of a one or zero, which is passed through a bidirectional transfer gate. If a bidirectional transfer gate is connected to a net which has at least one device input using an INLD I/O model parameter

greater than zero, or a device output using an OUTLD I/O model parameter greater than zero, then that net is simulated as a charge storage net.

Special behavior when the NBTG or PBTG is connected to an analog device

If a channel node of one of these bidirectional transfer gates is connected to an analog device, then the bidirectional transfer gate is removed during simulation and is replaced with the digital-to-analog subcircuit specified by the bidirectional transfer gate's I/O model. Because the bidirectional transfer gate is passive and bidirectional, this digital-to-analog subcircuit must model the behavior of the whole bidirectional transfer gate, not just convert its digital levels to analog signals. Use this format to define the digital-to-analog subcircuit:

```
.SUBCKT <DtoA subckt name> <gate node> <channel node 1> <channel node 2> 
+ <digital power node> <digital ground node>
+ params: DRVL=0 DRVH=0 OutLD=0 InLD=0
```
The contents of the subcircuit must model the behavior of the transfer gate in the analog domain, at least for the channel. If the subcircuit's gate node is connected to analog devices, then PSpice will simulate the gate node as an analog net. If this behavior is not desired (e.g., the gate will be connected to a clock signal, which will slow simulation if it is an analog signal), then the subcircuit should not have any analog devices connected to the gate node.

Note: The gate node has the same behavior if it is connected to an analog net as other digital device pins: the analog-to-digital subcircuit specified by the I/O model and IO_LEVEL is connected between the analog net and the gate pin of the device.

Examples

The first example is a subcircuit that models the switch with an analog gate connection. In some circuit topologies, this may cause large parts of a circuit to convert to analog if a single net is connected to an analog part. To avoid this, use the \square version of the digital-to-analog converter by setting IO_LEVEL to 3 or 4.

```
.model io_nbtg uio (drvh=200 drvl=200 inld=10pf outld=15pf
+ digpower="DIGIFPWR"TstoreMN=10us
+ inR=10MEGdrvZ =5MEG
+ AtoD1="AtoD_HC"AtoD2="AtoD_HC"
+ AtoD3="AtoD_HC"AtoD4="AtoD_HC"
+ DtoA1="DtoA_NBTG"DtoA2="DtoA_NBTG"
+ DtoA3="DtoA_NBTG_D"DtoA4="DtoA_NBTG_D"
.model io_pbtg uio (drvh=200 drvl=200 inld=10pf outld=15pf
+ digpower="DIGIFPWR"TstoreMN=10us
+ inR=10MEGdrvZ =5MEG
+ AtoD1="AtoD_HC"AtoD2="AtoD_HC"
+ AtoD3="AtoD_HC"AtoD4="AtoD_HC"
+ DtoA1="DtoA_PBTG"DtoA2="DtoA_PBTG"
+ DtoA3="DtoA_PBTG_D"DtoA4="DtoA_PBTG_D"
.model io_nbtgs uio (drvh=200 drvl=200
+ digpower="DIGIFPWR"TstoreMN=10us
+ inR=10MEGdrvZ =5MEG
+ AtoD1="AtoD_HC"AtoD2="AtoD_HC"
+ AtoD3="AtoD_HC"AtoD4="AtoD_HC"
+ DtoA1="DtoA_NBTG"DtoA2="DtoA_NBTG"
+ DtoA3="DtoA_NBTG_D"DtoA4="DtoA_NBTG_D"
.model io_pbtgs uio (drvh=200 drvl=200
+ digpower="DIGIFPWR"TstoreMN=10us
+ inR=10MEGdrvZ =5MEG
+ AtoD1="AtoD_HC"AtoD2="AtoD_HC"
+ AtoD3="AtoD_HC"AtoD4="AtoD_HC"
+ DtoA1="DtoA_PBTG"DtoA2="DtoA_PBTG"
+ DtoA3="DtoA_PBTG_D"DtoA4="DtoA_PBTG_D"
.model btg1 ubtg
```
The next two examples are switch models with digital gate inputs. The digital-to-analog conversion of the gate inputs uses an I/O model ($_{HC}$ in this example) that is defined here, not the I/O model of the device driving the gate.

Use these examples in cases where using an analog input would create too many analog switches. Do not use these when the gate is analog, since this would make an analog-todigital-to-analog conversion, which may cause invalid simulation results. (This is because the analog gate is squared up before being converted to analog again and applied to the "gate" of the switch.)

```
.subckt DtoA_NBTG gate sd1 sd2 pwr gnd
+ params: DRVL=0 DRVH=0 INLD=0 OUTLD=0 VTH=.9 VSAT=1.2
S1 sd1 sd2 gate gnd nbtg_smod
C1 sd1 gnd {.1pf+outld}
C2 sd2 gnd {.1pf+outld}
C3 gate gnd {.1pf+inld}
.model nbtg_smod vswitch
+ (ron={(drvl+drvh)/2} roff=1meg von={VSAT} voff={VTH})
.ends
```
.subckt DtoA_PBTG gate sd1 sd2 pwr gnd + params: DRVL=0 DRVH=0 INLD=0 OUTLD=0 VTH=-0.9 VSAT=-1.2 S1 sd1 sd2 gate pwr pbtg_smod C1 sd1 pwr {.1pf+outld} C2 sd2 pwr {.1pf+outld} C3 gate gnd {.1pf+inld} .model pbtg_smod vswitch + (ron={(drvl+drvh)/2} roff=1meg von={VSAT} voff={VTH}) .ends .subckt DtoA_NBTG_D gate sd1 sd2 pwr gnd + params: DRVL=0 DRVH=0 INLD=0 OUTLD=0 VTH=.9 VSAT=1.2 X1 gate gate_a pwr gnd DtoA_HC + params: DRVL={DRVL} DRVH={DRVH} CAPACITANCE={INLD} S1 sd1 sd2 gate_a gnd nbtg_smod C1 sd1 gnd {.1pf+outld} C2 sd2 gnd {.1pf+outld} .model nbtg_smod vswitch + (ron={(drvl+drvh)/2} roff=1meg von={VSAT} voff={VTH}) .ends .subckt DtoA_PBTG_D gate sd1 sd2 pwr gnd params: DRVL=0 DRVH=0 INLD=0 OUTLD=0 VTH=-.9 VSAT=-1.2 X1 gate gate_a pwr gnd DtoA_HC + params: DRVL={DRVL} DRVH={DRVH} CAPACITANCE={INLD} S1 sd1 sd2 gate_a pwr pbtg_smod C1 sd1 gnd {.1pf+outld} C2 sd2 gnd {.1pf+outld} .model pbtg_smod vswitch + (ron={(drvl+drvh)/2} roff=1meg von={VSAT} voff={VTH}) .ends

Flip-flops and latches

The simulator supports both edge-triggered and gated flip-flops. Edge-triggered flip-flops change state when the clock changes: on the falling edge for JKFFs, on the rising edge for DFFs. Gated flip-flops are often referred to as latches. The state of gated flip-flops follows the input as long as the clock (gate) is high. The state is frozen when the clock (gate) falls. Multiple flip-flops can be specified in each device. This allows direct modeling of parts which contain more than one flip-flop in a package.

Initialization

By default, at the beginning of each simulation, all flip-flops and latches are initialized to the unknown state (that is, they output an X). Each device remains in the unknown state until explicitly set or cleared by an active-low pulse on either the preset or clear pins, or until a known state is clocked in.

You can override the X start-up state by setting **OPTIONS** (analysis options) on page 71 DIGINITSTATE to either zero or one. If set to zero, all flip-flops and latches in the circuit are cleared. Likewise, if set to one, all such devices are preset. Any other values produce the default (X) start-up state. The DIGINITSTATE option is useful in situations where the initial state of the flip-flop is unimportant to the function of the circuit, such as a toggle flip-flop in a frequency divider.

It is important to note that if the initial state is set to zero or one, the device still outputs an X at the beginning of the simulation if the inputs would normally produce an X on the output. For example, if the initial state is set to one, but the clock is an X at time zero, Q and QBar both go to X when the simulation begins.

X-level handling

The truth-table for each type of flip-flop and latch is given in the sections that follow. However, how the flip-flops treat X levels on the inputs is not depicted in the truth tables because it can depend on the state of the device.

The rule is as follows: if an input is X, and if changing that input between one and zero would cause the output to change, then the output is set to X. In other words, X is only propagated to the output when necessary. For example: if $Q = 0$ and PresetBar = X, then $Q \rightarrow X$; but if Q $= 1$ and PresetBar = X, then Q $\rightarrow 1$.

Timing violations

The flip-flop and latch primitives have model parameters which specify timing constraints such as setup/hold times and minimum pulse-widths. If these model parameter values are greater than zero, the simulator compares measured times on the inputs against the specified value. See Standard gate timing model parameters on page 359 and Tristate gate timing [model parameters on page 361.](#page-360-0)

The simulator reports flip-flop timing violations as digital simulation warning messages in the .out file. These messages can also be viewed using the Windows version of Probe.

Edge-triggered flip-flops

The simulator supports four types of edge-triggered flip-flops:

- D-type flip-flop (DFF), which is positive-edge triggered
- J-K flip-flop (JKFF), which is negative-edge triggered
- Dual-edge D flip-flop (DFFDE), which is selectively positive and/or negative edge triggered

■ Dual-edge J-K flip-flop (JKFFDE), which is selectively positive and/or negative edge triggered

Timing model format

.MODEL <timing model name> UEFF [model parameters]

Comments Use *<no. of flip-flops>* to specify the number of flip-flops in the device. The three nodes, *<presetbar node>*, *<clearbar node>*, and *<clock(bar) node>*, are common to all flip-flops in the device.

> The *<positive-edge enable node>* and *<negativeedge enable node>* are common to all flip-flops in the dualedge flip-flops.

Digital devices

Edge-triggered flip-flop timing model parameters

1. See *MODEL* (model definition) on page 58.

1. Shows an unstable condition.

Table 3-4 Edge-triggered flip-flop truth tables JKFF

1. Shows an unstable condition.

Edge-triggered flip-flop truth tables DFFDE and JKFFDE

Inputs		Outputs					
D	CLK	PENA	NENA	PRE	CLR	\bullet	Q
X	Χ						
X	X	X	X				
X	X	X	X				
X		X	X				
χ		X	X				∩
χ	X					∩	U,
∩			X				
			X				
		X					

Table 3-5 Dual-edge D flip-flop (DFFDE) truth table

1. Shows an unstable condition.

Inputs		Outputs						
J	Κ	CLK	PENA	NENA	PRE	CLR	Q	Q
$\overline{\chi}$	$\overline{\chi}$	$\overline{\chi}$	$\overline{\chi}$	$\overline{\chi}$	1	Ω	θ	
$\boldsymbol{\chi}$	X	X	X	χ	0			
χ	X	X	X	χ	0	0	1 ¹	
χ	X	$\mathbf{0}$	Χ	X			Q^{\prime}	\mathbf{Q}^{\prime}
$\boldsymbol{\chi}$	χ	1	X	χ			\mathbf{Q}'	Q^\prime
$\boldsymbol{\chi}$	χ	X	Ω	$\boldsymbol{0}$			Q^{\prime}	Q^{\prime}
0	0			X			Q^{\prime}	\mathbf{Q}^{\prime}
0				χ			0	
1	0			χ				
				Χ			\overline{Q}	
0	0		X	1			Q^{\prime}	$\frac{Q'}{\overline{Q}}$
0	1		χ	1			$\overline{0}$	
			X					
			Χ				\overline{Q}	

Table 3-6 Dual-edge J-K flip-flop (JKFFDE) truth table

1. Shows an unstable condition.

Gated latch

The simulator supports two types of gated latches: the S-R flip-flop (SRFF) and the D-type latch (DLTCH).

Comments Use *<no. of flip-flops>* to specify the number of flip-flops in the device. The three nodes, *<presetbar node>*, *<clearbar node>*, and *<gate node>*, are common to all of the flip-flops in the device.

Gated latch timing model parameters

1. See MODEL (model definition) on page 58.

Gated latch truth tables

The function tables for the SRFF and DLTCH primitives are given below.

1. Shows an unstable condition.

D-type latch (DLTCH) truth table

1. Shows an unstable condition.

Pullup and pulldown

The PULLUP and PULLDN primitives function as digital pullup/pulldown resistors. They have no inputs (other than the digital power and ground nodes). Their output is a one level (pullup) or a zero level (pulldown), having a strength determined by the I/O model.

Arguments and options

<resistor type> One of the following:

> **PULLUP** pullup resistor array **PULLDN** pulldown resistor array

<number of resistors>

Specifies the number of resistors in the array.

Comments Notice that PULLUP and PULLDN do not have Timing Models, just I/O models.

Delay line

The output of a delay line follows the input after the delay specified in the Timing Model. Any width pulse can propagate through a delay line. This behavior is different from gates, which don't propagate a pulse when its width is less than the propagation delay.

The delay line device has no parameters, and only one input and one output node.

Timing model format

.MODEL <timing model name> UDLY [model parameters]

Delay line timing model parameters

1. See *MODEL* (model definition) on page 58.

Programmable logic array

The programmable logic array is made up of a variable number of inputs, which form columns, and a variable number of outputs, which form rows. Each output (row) is driven by one logic gate. The "program" for the device determines which of the inputs (columns) are connected to each gate. All of the gates in the array are the same type (e.g., AND, OR, NAND, and NOR). Commercially available ICs (PALs, GALs, PEELs, and such) can have buffers, registers, more than one array of gates, and so on, all on the same part. These would normally be combined in a library subcircuit to make the part easier to use.

There are two ways to provide the program data for Programmable Logic Arrays. The normal way is to give the name of a JEDEC format file which contains the program data. This file would normally be produced by a PLD design package, or by using MicroSim PLSyn, which translates logic design information into a program for a specific programmable logic part. The other way to program the logic array is by including the program data, in order, on the device line (using the DATA=... construct).

If one of the PAL or GAL devices are being used in the model library, you will not need to use the Programmable Logic Array primitive directly, nor any of the model information below, since the library contains all of the appropriate modeling information. Using a PLD from the library is just like using any other logic device from the library, except that the simulator needs to know the name of the JEDEC file which contains the program for that part. A TEXT parameter name JEDEC_FILE is used to specify the file name, as shown in the following example:

This example creates a 14H4 PAL which is programmed by the JEDEC file myprog. jed.

Timing model format

.MODEL <timing model name> UPLD [model parameters]

.MODEL PLD_MDL UPLD(...) ; PLD timing model definition

Arguments and options

<pld type>

One of the following:

PSpice Reference Guide

Digital devices

<file name text value>

The name of a JEDEC format file which specifies the programming data for the array. The file name can be specified as a text constant (enclosed in double quotes " "), or as a text expression (enclosed in vertical bars "|"). If a FILE is specified, any programming data specified by a DATA section is ignored. The mapping of addresses in the JEDEC file to locations in the array is controlled by model parameters specified in the timing model.

<radix flag>

One of the following:

B - binary data follows

O - octal data follows (most significant bit has the lowest address)

X - hexadecimal data follows (most significant bit has lowest address)

<program data>

A string of data values used to program the logic array. The values start at address zero, which programs the array for the connection of the first input pin to the gate which drives the first output. A 0 (zero) specifies that the input is not connected to the gate, and a 1 specifies that the input is connected to the gate. (Initially, all inputs are not connected to any gates.) The next value programs the array for the connection of the complement of the first input to the gate which drives the first output (if this is a programmable gate having true and complement inputs) or, the second input connection to the gate which drives the first output. Each additional 1 or 0 programs the connection of the next input or its complement to the gate which drives the first output, until the connection of all inputs (and their complements) to that gate have been programmed. Data values after that, program the connection of inputs to the gate driving the second output, and so on.

The data values must be enclosed in dollar signs (\$), but can be separated by spaces or continuation lines.

Comments The example defines a 3-to-8 line decoder. The inputs are IN1 (MSB), IN2, and IN3 (LSB). If the inputs are all low, OUT0 is true. If IN1 and IN2 are low and IN3 is high, then OUT1 is true, and so on. The programming data has been typed in as an array, so that it is easier to read. The comments above the columns identify the true and false (complement) inputs, and the comments at the end of the line identify the output pin which is controlled by that gate. (Note, the simulator does not process any of these comments they just help make the programming data readable.)

Programmable logic array timing model parameters

1. See [.MODEL \(model definition\) on page 58.](#page-57-0)

Read only memory

There are two ways to provide the program data for ROMs. The normal way is to provide the name of an Intel Hex Format file. This file is read before the simulation starts, and the ROM is programmed to contain the data in the file. The other way to program the ROM is to include the program data on the device line (with the DATA=... construct).

The example below defines a 4-bit by 4-bit to 8-bit multiplier ROM.

Timing model format

.MODEL <timing model name> UROM (<model parameters>*)

.MODEL ROM_MDL UROM(...); ROM Timing Model definition

Arguments and options

<file name text value>

The name of an Intel Hex format file which specifies the programming data for the ROM. The file name can be specified as a text constant (enclosed in double quotes " "), or as a text expression (enclosed in vertical bars "|"). If a FILE is specified, any programming data specified by a DATA section is ignored.

<radix flag>

One of the following:

B - binary data follows

- O octal data follows (most significant bit has lowest address)
- X hexadecimal data follows (most significant bit has lowest address)

<program data>

The program data is a string of data values used to program the ROM. The values start at address zero, first output bit. The next bit specifies the next output bit, and so on until all of the output bits for that address have been specified. Then the output values for the next address are given, and so on.

The data values must be enclosed in dollar signs (\$ \$), but can be separated by spaces or continuation lines.

Read only memory timing model parameters

1. See [.MODEL \(model definition\) on page 58.](#page-57-0)

Digital devices

Random access read-write memory

The RAM is normally initialized using unknown data at all addresses. There are two ways to provide other initialization data for RAMs. The normal way is to give the name of an Intel Hex Format file. This file is read before the simulation starts, and the RAM is initialized to match the data in the file. The other way to initialize the RAM is to include the initialization data on the device line (using the DATA=... construct).

Timing model format

.MODEL <timing model name> URAM (<model parameters>*)

Arguments and options

<file name text value>

The name of an Intel Hex format file which specifies the initialization data for the RAM. The file name can be specified as a text constant (enclosed in double quotes " "), or as a text expression (enclosed in vertical bars | |). If a FILE is specified, any initialization data specified by a DATA section is ignored.

<radix flag>

One of the following:

B - binary data follows

O - octal data follows (most significant bit has lowest address)

X - hexadecimal data follows (most significant bit has lowest address)

<initialization data>

A string of data values used to initialize the RAM. The values start at address zero, first output bit. The next bit specifies the next output bit, and so on until all of the output bits for that address have been specified. Then the output values for the next address are given, and so on.

The data values must be enclosed in dollar signs (\$ \$), but can be separated by spaces or continuation lines.

The initialization of a RAM using the DATA=... construct is the same as the programming of a ROM. See Read only memory on page 384 on the ROM primitive for an example.

Comments The RAM has separate read and write sections, using separate data and enable pins, and shared address pins. To write to the RAM, the address and write data signals must be stable for the appropriate setup times, then write enable is raised. It must stay high for at least the minimum time, then fall. Address and data must remain stable while write enable is high, and for the hold time after it falls. Write enable must remain low for at least the minimum time before changing.

> To read from the RAM, raise read enable, and the outputs change from Z (high impedance) to the appropriate value after a delay. The address can change while read enable is high, and if it does, the new data is available at the outputs after the delay.

> Nothing prevents both the read and write enable from being true at the same time, although most real devices would not allow this. The new value from the write is sent to the read data outputs on the falling edge of write enable.

Random access memory timing model parameters

PSpice Reference Guide

Digital devices

1. See *MODEL* (model definition) on page 58.

Digital devices

Multi-bit A/D and D/A converter

The simulator provides two primitives to model analog-to-digital converters and digital-toanalog converters: the ADC and the DAC. These two primitives simplify the modeling of these complex mixed-signal devices.

Multi-bit analog-to-digital converter

.MODEL <timing model name> UADC [model parameters]

Multi-bit A/D converter timing model parameters

ADC primitive device timing

DATA refers to both the data and over-range signals. The Convert pulse can be any width, including zero. If the propagation delay between the rising edge of the Convert signal and the Status signal (tpsd) is zero, the data and over-range do not go to unknown but directly to the new value. There is a resistive load from <ref node> to <gnd node>, and from <in node> to <gnd node>, of 1/GMIN.

The voltage at \sin node> and \sin node> with respect to \sin node> is sampled starting at the rising edge of the Convert signal, and ending when the Status signal becomes high. This gives a sample aperture time of tpcs plus any rising time for Convert. If, during the sample aperture, the output calculated having the minimum <ref node> voltage and maximum <in node> voltage is different from the output calculated having the maximum <ref node> voltage and minimum <in node> voltage, the appropriate output bits are set to the unknown state and a warning message is printed in the output file.

The output is the binary value of the nearest integer to

 $\frac{V(in, gnd)}{V(ref, gnd)} \cdot 2^{nbits}$

If this value is greater than $2^{\mathsf{nbits}} - 1$, then all data bits are 1, and over-range is 1. If this value is less than zero, then all data bits are zero, and over-range is 1.

Multi-bit digital-to-analog converter

1. See MODEL (model definition) on page 58.

DAC primitive device timing

The DAC is a zero impedance voltage source from *<out node>* to *<gnd node>*. The voltage is

$$
V(\text{ref}, \text{gnd}) \cdot \frac{\text{(binary value of inputs)}}{2^{\text{nbits}}}
$$

There is a resistance of 1/GMIN between *<ref node>* and *<gnd node>*.

If any inputs are unknown (X), the output voltage is halfway between the output voltage if all the X bits were 1 and the output voltage if all the X bits were 0. When an input bit changes, the output voltage changes linearly to the new value during the switching time.

Behavioral primitives

The simulator offers three primitives to aid in the modeling of complex digital devices: the Logic Expression, Pin-to-Pin Delay, and Constraint Checker primitives. These devices are distinct from other primitives in that they allow data-sheet descriptions to be specified more directly, allowing a one-to-one correspondence using the function diagrams and timing specifications.

The Logic Expression primitive, LOGICEXP, uses free-format logic expressions to describe the functional behavior device.

The Pin-To-Pin Delay primitive, PINDLY, describes propagation delays using sets of rules based on the activity on the device inputs.

The Constraint Checker primitive, CONSTRAINT allows a listing of timing rules such as setup/hold times, and minimum pulse widths. When a violation occurs, the simulator issues a message indicating the time of the violation and its cause.

Logic expression

The LOGICEXP primitive allows combinational logic to be expressed in an equation-like style, using standard logic operators, node names, and temporary variables.

Timing model format

.MODEL <timing model name> UGATE [model parameters]

Arguments and options

LOGIC:

Marks the beginning of a sequence of one or more <logic assignments>. A <logic assignment> can have one of the two following forms:

```
<output node> = { <logic expression > }
<temporary value> = { <logic expression> }
```
<output node>

One of the output node names as it appears in the interface list. Assignments to an *<output node*> causes the result of the <*logic expression*> to be scheduled on that output pin. Each <*output node*> must have exactly one assignment.

<temporary value>

Any target of an assignment which is not specified as one of the nodes attached to the device defines a temporary variable. Once assigned, <*temporary values*> can be used inside subsequent <*logic expressions*>. They are provided to reduce the complexity and improve the readability of the model. The rules for node names apply to <t*emporary value*> names.

<logic expression>

A C-like, infix-notation expression that returns one of the five digital logic levels. Like all other expressions, <*logic expressions*> must be surrounded by curly braces { }. They can span one or more lines using the $+$ continuation character in the first column position.

The logic operators are listed below from highest-to-lowest precedence.

Logic Expression Operators

~ unary not

& and

^ exclusive or

| or

The allowed operands are:

- <input nodes>
- Previously assigned <temporary values>
- Previously assigned <output nodes>
- <logic constants>: 0, 1, X, R, F

As in other expressions, parentheses () can be used to group subexpressions. Note that these logic operators can also be used in Probe trace definitions.

Comments The LOGICEXP primitive uses the same timing model as the standard gate primitives, UGATE.

> See "Standard gate timing model parameters" on page 359 for the list of UGATE model parameters.

Simulation behavior

When a LOGICEXP primitive is evaluated during a transient analysis, the assignment statements using in it are evaluated in the order they were specified in the netlist. The logic expressions are evaluated using no delay. When the result is assigned to an output node, it is scheduled on that output pin using the appropriate delay specified in the timing model.

Internal feedback loops are not allowed in expressions. That is, an expression cannot reference a value which has yet to be defined. However, external feedback is allowed if the output node also appears on the list of input nodes.

This example models the functionality of the 74181 Arithmetic/Logic Unit. The logic for the entire part is contained in just one primitive. Timing would be handled by the PINDLY and CONSTRAINT primitives. Refer to any major device manufacturer's data book for a detailed description of the operation of the 74181.

```
U74181 LOGICEXP( 14, 8 ) DPWR DGND
+ A0BAR A1BAR A2BAR A3BAR B0BAR B1BAR B2BAR B3BAR S0 S1 S2 S3 M CN
+ LF0BAR LF1BAR LF2BAR LF3BAR LAEQUALB LPBAR LGBAR LCN+4
+ D0_GATE IO_STD
+
+ LOGIC:
*
* Intermediate terms:
*
+ I31 = { ~((B3BAR & S3 & A3BAR) | (A3BAR & S2 & ~B3BAR)) }
+ I32 = { ~((~B3BAR & S1) | (S0 & B3BAR) | A3BAR ) }
+
+ I21 = { ~((B2BAR & S3 & A2BAR) | (A2BAR & S2 & ~B2BAR)) }
+ I22 = { ~((~B2BAR & S1) | (S0 & B2BAR) | A2BAR ) }
+
+ I11 = { ~((B1BAR & S3 & A1BAR) | (A1BAR & S2 & ~B1BAR)) }
+ I12 = { ~((~B1BAR & S1) | (S0 & B1BAR) | A1BAR ) }
+
+ I01 = { ~((B0BAR & S3 & A0BAR) | (A0BAR & S2 & ~B0BAR)) }
+ I02 = { ~((~B0BAR & S1) | (S0 & B0BAR) | A0BAR ) }
+
+ MBAR = { ~M }
+ P = { I31 & I21 & I11 & I01 }
*
```

```
* Output Assignments
*
+ LF3BAR = \{(131 \& -132)\+ ~( (I21 & I11 & I01 & Cn & MBAR) | (I21 & I11 & I02 & MBAR ) |
+ (I21 & I12 & MBAR) | (I22 & MBAR) )}
+
+ LF2BAR = \{(121 \& -122) ^
   \sim ( (I11 & I01 & Cn & MBAR) | (I11 & I02 & MBAR) |
+ (I12 & MBAR) ) }
+
+ LF1BAR = {(I11 & ~I12) ^ ~( (Cn & I01 & MBAR) | 
+ (I02 & MBAR) ) }
+
+ LF0BAR = { (I01 & ~I02) ^ ~(MBAR & Cn) }
+
+ LGBAR = { ~( I32 | (I31 & I22) | (I31 & I21 & I12) | 
      + (I31 & I22 & I11 & I02) ) }
+
+ LCN+4 = { ~LGBAR | (P & Cn) }
+ LPBAR = { ~P }
+ LAEQUALB = { LF3BAR & LF2BAR & LF1BAR & LF0BAR }
```
Pin-to-pin delay

The pin-to-pin (PINDLY) primitive is a general mechanism that allows the modeling of complex device timing. It can be thought of as a set of delay-lines (paths) and rules describing how to associate specific amounts of delay using each path.

A PINDLY primitive is used in the output path of a device model, typically at the output pins of a subcircuit definition. A single PINDLY primitive can model the timing and output characteristics of an entire part, including tristate behavior.

PINDLY primitives are expressed and evaluated in a manner similar to the LOGICEXP primitive, except in this case a delay expression is assigned to each output. Whenever an output path undergoes a transition, its delay expression is evaluated to determine the propagation delay which is to be applied to that change.

A delay expression can contain one or more rules that determine which activity on the part's inputs is responsible for the output change, for example, "is the output changing because the clock changed or the data changed?" This allows device models to be derived directly from data sheets, which typically specify propagation delays based on which input is changing. The PINDLY primitive uses its reference inputs to determine the logic state and recent transitions on nodes which are not in the output path.

Pin-to-pin delay modeling is much simpler compared to earlier methods, in which input-tooutput delays had to be distributed among the low-level primitives used to model the device. The latter method can require a great deal of trial and error because manufacturer's data sheets do not provide a one-to-one association between the logic diagram and the timing specifications.

PINDLY primitives can also contain constraints such as setup/hold, width, and frequency specifications, like those supported by the CONSTRAINT primitive. When used in the PINDLY primitive, these constraints allow the simulator to propagate hazard conditions and report violations in subsequent logic.

Arguments and options

<no. of paths>

Specifies the number of input-to-output paths represented by the device; the number of inputs must be equal to the number of outputs. A path is defined as an input-to-output association, having the appropriate delay rules started according to the described conditions.

<no. of enables>

Specifies the number of tristate enable nodes used by the primitive. Enable nodes are used in TRISTATE sections. <no. of enables> can be zero.

<no. of refs>

Specifies the number of reference nodes used by the primitive. Reference nodes are used within delay expressions to get state information about signals which are not in the input-to-output paths. <no. of refs> can be zero.

Comments The example depicts the relationship and purpose of the different pins on the PINDLY primitive.

> The PINDLY primitive can be viewed as four buffers, IN1 to OUT1 through IN4 to OUT4, and three reference nodes which are used by the output delay rules. The figure shows how the reference nodes can be used in one or more set of delay rules. In this case, REF1 and REF2 are used by the delay rules for OUT2, and REF3 is used by the delay rules for OUT1 and OUT4. The figure also shows that OUT2 and OUT3 can share the same delay rules. The remainder of the format description describes how to create delay rules.

BOOLEAN:

Marks the beginning of a section of one or more <boolean assignments>, which define temporary variables that can be used in subsequent <delay expressions>. BOOLEAN sections can appear in any order within the PINDLY primitive. A <boolean assignment> has the following form:

<boolean variable> = { <boolean-expression> }

<boolean variable> can be any name which follows the node name rules.

<boolean expression> is a C-like, infix-notation expression which returns the boolean value TRUE or FALSE. Like all other expressions, *<boolean expressions>* must be surrounded by curly braces $\{...\}$. They can span one or more lines by using the + continuation character in the first column position. The boolean operators are listed below from highest-tolowest precedence:

```
~ unary not
==equality
!=inequality
& and
^ exclusive or
| or
```
All boolean operators take the following boolean values as operands:

- Previously assigned *<boolean variables>*
- Reference functions (defined below)
- Transition functions (defined below)
- *<boolean constants>*: TRUE, FALSE

In addition, the == and != operators take logic values, such as *<input nodes>* and *<logic constants>*. This allows for a check of the values on nodes; for example, CLEAR == 1 returns TRUE if the current level on the node CLEAR is a logic one and FALSE otherwise.

Reference functions

Reference functions are used to detect changes (transitions) on *<reference nodes>* or *<input nodes>*. All reference functions return boolean values, and therefore can be used within any *<boolean expression>*. Following is the list of available reference functions and their arguments:

```
CHANGED <node>, <delta time> )
CHANGED_LH <node>, <delta time> )
CHANGED HL <node>, <delta time> )
```
The CHANGED function returns TRUE if the specified *<node>* has undergone any state transition within the past *<delta time>*, prior to the current simulation time; otherwise it returns FALSE.

Similarly, CHANGED LH returns TRUE if *<node>* has specifically undergone a low-to-high transition within the past *<delta time>*; FALSE otherwise. Note that CHANGED_LH only looks at the most recent (or current) transition. It cannot, for example, determine if $0\rightarrow 1$ occurred two transitions ago.

Finally, CHANGED_HL is similar to CHANGED_LH, but checks for high-to-low transitions.

If a *<delta time>* is specified zero, the reference functions return TRUE if the node has changed at the current simulation time. This allows all of the functionality of a device to be modeled in zero delay so that the total delay through the device can be described using the delay expressions.

Transition functions

Transition functions are used to determine the state change occurring on the changing output, that is, the *<output node>* for which the *<delay expression>* is being evaluated. Like reference functions, transition functions return boolean values. However, they differ from reference functions in that transition functions take no arguments, since they implicitly refer to the changing output at the current time. The transition functions are of the general form:

TRN_pn

where p is the previous state value and n is the new state value. State values are taken from the set $\{L H Z \$ }. Where appropriate, the $\$$ can be used to signify don't care, e.g., a TRN_H $\$$ matches a transition from H to ANY state. Rising states automatically map to High, and Falling states automatically map to Low.

As a term in any boolean expression, for example, TRN_LH takes on a TRUE value if the changing output is propagating a change from zero to one.

Following is the complete set of transition functions.

```
TRN_LH TRN_LZ TRN_L$ TRN_HL TRN_HZ TRN_H$ TRN_ZL TRN_ZH TRN_Z$ TRN_$L TRN _$H 
TRN_$Z
```
Note: The TRN_pZ and TRN_Zn functions return true only if it is used within a TRISTATE section, described below. Although open-collector outputs also transition to a highimpedance Z (instead of H), most data books describe propagation times on open-collector outputs as TPLH or TPHL. Therefore, open-collector output devices should use TRN_LH and TRN_HL, and tristate output devices should use TRN_LZ, TRN_HZ, TRN_ZL, and TRN_ZH.

PINDLY: marks the beginning of a section of one or more *<delay assignments>*, which are used to associate propagation delays using the PINDLY primitive's outputs. *<delay assignments>* are of the form:

```
<output node>* = { <delay expression> }
```
<output node> is one of the output node names as it appears in the interface list. Each *<output node>* must have exactly one assignment. Several outputs can share the same delay rules by listing them (separated by spaces or commas) on the left-hand side of the *<delay expression>*.

<delay expression> is an expression which, when evaluated, returns a triplet (min, typ, max) of delay values. Like all other expressions, <*delay expressions*> must be

surrounded by curly braces {...}. They can span one or more lines by using the +222222222222 continuation character in the first column position.

The simplest *<delay expression*> is a single *<delay value>*, defined as:

```
DELAY(<min>, <typ>, <max>)
```
where $\langle min \rangle$, $\langle type \rangle$, and $\langle max \rangle$ are floating point constants or expressions (involving parameters), expressed in seconds. To specify unknown values, use -1. For example, DELAY(20ns,-1,35ns) specifies a minimum time of 20ns, a default (program-computed) value for typical, and a maximum of 35ns. See [Treatment of unspecified propagation delays on](#page-352-0) [page 353](#page-352-0) for more information on default delays.

The delay assignment below specifies the propagation delays through output Y to be: min=2ns, typ=5ns, and max=9ns.

```
...
+ PINDLY:
+ Y = { DELAY(2ns, 5ns, 9ns) }
...
```
To define more complex, rule-based *<delay expressions>*, use the CASE function, which has the form:

```
CASE(
<boolean expression>, <delay expression>,; Rule 1
<boolean expression>, <delay expression>,; Rule 2
                             ... ; ...
<delay expression> ; Default delay
)
```
The arguments to the CASE function are pairs of *<boolean expressions>* and *<delay expressions>*, followed by a final default *<delay expression>*. *<boolean expressions>* (described above) can contain *<boolean values>*, reference functions, and transition functions.

When the CASE function is evaluated, each *<boolean expression>* is evaluated in order of appearance until one produces a TRUE result. When this occurs, the *<delay expression>* is paired with the result of the CASE function, and the evaluation of the CASE is ended. If none of the *<boolean expressions>* return a TRUE result, the value of the final *<delay expression>* is used. Because it is possible for all *<boolean expressions>* to evaluate FALSE, the default delay value must be supplied. Note that each argument to the CASE function must be separated by commas.

```
...
+ BOOLEAN:
+ CLOCK = { CHANGED_LH( CLK, 0 ) }
+ PINDLY:
+ QA QB QC QD = { 
+ CASE ( 
+ CLOCK & TRN_LH, DELAY(-1,13ns,24ns),
+ CLOCK & TRN_HL, DELAY(-1,18ns,27ns),
```

```
+ CHANGED_HL( CLRBAR,0), DELAY(-1,20ns,28ns),
+ DELAY(-1,20ns,28ns) ; Default 
+ )
      \}
```
This example describes the delays through a four-bit counter. It shows how rules can be defined to precisely isolate the cause of the output change. In this example, the boolean variable CLOCK is being defined. It is TRUE whenever the reference input CLK changes from low-to-high at the current simulation time. This is only true if the device functionality is modeled in zero delay.

The four outputs QA through QD all share the same delay expression. The CASE is used to specify different delays when the device is counting or clearing. The first two rules define delays when the device is counting (CLK changing low-to-high); the first when the output (QA through QD) is going from low-to-high, the second from high-to-low.

The third rule simply uses the CHANGED_HL function directly to determine whether CLRBAR is changing, and in this case the specification applies to any change (low-to-high or high-to-low) on the output. The default delay applies to all other output transitions which are not covered by the first three rules.

TRISTATE: marks the beginning of a sequence of one or more <delay assignments>. The TRISTATE section differs from the PINDLY section in that the outputs are controlled by the specified enable node.

Immediately following the TRISTATE keyword, an enable node must be specified using its polarity and the ENABLE keyword:

ENABLE HI <enable node>; Specifies active HI enable ENABLE LO <enable node>; Specifies active LO enable

The specified *<enable node>* applies to all *<output node>* assignments in the current section.

Note: Note that *<delay expressions>* within a TRISTATE section can contain the transition functions pertaining to the Z state, for example TRN_ZL and TRN_HZ.

The following example demonstrates how an enable node can be used to control more than one output. It also shows that some device outputs can use the standard output (PINDLY) while others use the tristate output. (Delay values have been omitted.)

PSpice Reference Guide Digital devices


```
U1 PINDLY(3,1,2) $G_DPWR $G_DGND
+ IN1 IN2 IN3
+ ENA
+ REF1 REF2
+ OUT1 OUT2 OUT3
+ IO_MODEL
+ TRISTATE:
+ ENABLE LO = ENA
+ OUT1 = {<br>+ CAS
        CASE (
+ CHANGED(REF1, 0) & TRN_LH, DELAY(...), 
+ CHANGED(REF2, 0), DELAY(...),
+ TRN_ZL, DELAY(...),
\begin{matrix} + & & & \cdots & \\ + & & & \end{matrix}+ )
+ }
+ OUT3 = {
+ CASE(
+ TRN_LZ,DELAY(...),
+ TRN_HZ, DELAY(...),
             \binom{1}{1}+ )
+ }
+ PINDLY:
    OUT2 = {}+ CASE(
            CHANGED(REF1,0), DELAY(\ldots),
+ ... \ldots+ )
+ }
```
1. Each CONSTRAINT clause operates independently of all others within a device.

- **2.** By default, for violations involving *<input node>*, the message tag propagates to the *<output node>* having positional correspondence.
- **3.** By default, for violations involving *<reference node>*, the message tag propagates to ALL *<output node>*s.
- **4.** The default behavior can be overridden by use of one of the following statements, which can appear anywhere within any constraint clause proper:

```
AFFECTS (#OUTPUTS) = <output node> { ... }
AFFECTS_ALL
```
5. AFFECTS NONE is always the default for the GENERAL constraint.

GENERAL:

When a PINDLY primitive is used, the constraint specifications allow the simulator to report timing violations and track the effects of the violations in downstream logic. This allows persistent hazards to be reported. This differs from the CONSTRAINT primitive, which only reports timing violations.

PINDLY primitive simulation behavior

A PINDLY primitive is evaluated whenever any of its *<input nodes>* or *<enable nodes>* change. The *<input node>* is positionally associated using its corresponding *<output node>*. The BOOLEAN statements up to the output assignment are evaluated first, then the appropriate PINDLY or TRISTATE *<delay expression>* which has been assigned to the changing $\langle output \space node \rangle$ is evaluated. The changing input's state is then applied to the output, using its delay value.

The following PINDLY primitive models the timing behavior of a 74LS160A counter. This example is derived directly from the device model in the model library.

ULS160ADLY PINDLY(5,0,4) DPWR DGND
+ RCO QA QB QC QD ; Inputs + RCO QA QB QC QD + CLK LOADBAR ENT CLRBAR ; Reference nodes + RCO_O QA_O QB_O QC_O QD_O; Outputs + IO_LS MNTYMXDLY={MNTYMXDLY} IO_LEVEL={IO_LEVEL} + + BOOLEAN: + CLOCK = { CHANGED_LH(CLK,0) } $\text{CNTENT} = \{ \text{CHANGED}(\text{ENT}, 0) \}$

PSpice Reference Guide

Digital devices

```
+
+ PINDLY:
+ QA_O QB_O QC_O QD_O = {
+ CASE(
+ CLOCK & TRN_LH, DELAY(-1,13NS,24NS),
+ CLOCK & TRN_HL, DELAY(-1,18NS,27NS),
+ CHANGED_HL(CLRBAR,0), DELAY(-1,20NS,28NS),
+ DELAY(-1,20NS,28NS); Default
+ )<br>+ \qquad )
      \}+
+ RCO = {
+ CASE(
+ CNTENT, DELAY(-1,9NS,14NS),
+ CLOCK & TRN_LH, DELAY(-1,18NS,35NS),
+ CLOCK & TRN_HL, DELAY(-1,18NS,35NS),
+ DELAY(-1,20NS,35NS); Default
+ )
     + }
```
Constraint checker

The CONSTRAINT primitive provides a general constraint checking mechanism to the digital device modeler. It performs setup and hold time checks, pulse width checks, frequency checks, and includes a general mechanism to allow user-defined conditions to be reported.

The CONSTRAINT primitive only reports timing violations. It does not affect propagated or stored logic state or propagation delays.

Timing specifications are usually given at the device (i.e., package pin) level. Thus, the inputs to the constraint description typically are those of the subcircuit description of the device, after any necessary buffering. CONSTRAINT devices can be used in conjunction with any combination of digital primitives, including gates, logic expressions, and pin-to-pin delay primitives.

PSpice Reference Guide Digital devices

Arguments and Options

BOOLEAN

marks the beginning of a section containing one or more *<boolean assignments>*, of the form:

```
<boolean variable> = { <boolean expression> }
```
BOOLEAN sections can appear in any order within the CONSTRAINT primitive.

The syntax of the *<boolean expression>* is the same as that defined in the PINDLY primitive reference, having the exception that transition functions have no meaning within the CONSTRAINT primitive.

SETUP_HOLD:

Marks the beginning of a setup/hold constraint specification, which has the following format:

Note: One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in PINDLY primitives.

CLOCK defines the node to be used as the reference for setup/ hold/release specification. *<assertion edge>* is one of LH or HL, and specifies which edge of the CLOCK node the setup/ hold time is measured against. The CLOCK node must be specified.

DATA defines one or more nodes to be the nodes whose setup/ hold time is being measured. At least one DATA node must be specified.

SETUPTIME defines the minimum time that all DATA nodes must be stable prior to the *<assertion edge>* of the clock. The *<time value>* must be a nonnegative constant or expression, expressed in seconds. Some devices have different setup time requirements which depend on whether the data is a low or a high at the time of the clock change. In this case, one or both of the following can be used:

```
SETUPTIME_LO = <time value>
SETUPTIME_HI = <time value>
```
instead of SETUPTIME, which defines both low- and high-level specifications. If one or both SETUPTIME_xx specifications is zero, the simulator does not perform a setup check for that data level.

HOLDTIME defines the minimum time that all DATA nodes must be stable after the *<assertion edge>* of the clock. The *<time value>* must be a nonnegative constant or expression, expressed in seconds. Some devices have different hold time requirements which depend on whether the data is a low or a high at the time of the clock change. In this case, one or both of the following can be used:

```
HOLDTIME LO = \timestime value>
HOLDTIME_HI = <time value>
```
instead of HOLDTIME, which defines both low- and high-level specifications. If one or both HOLDTIME_xx specifications is zero, the simulator does not perform a hold check for that data level.

RELEASETIME specifications cause the simulator to perform a special-purpose setup check. In a data sheet, release time (also called recovery time) specifications refer to the minimum time a signal (such as CLEAR) can go inactive before the active CLOCK edge. In other words, release times refer to the position of a specific data edge in relation to the clock edge. For this reason, one or both of the following can be used:

```
RELEASETIME_LH = <time value>
RELEASETIME_HL = <time value>
```
instead of RELEASETIME, which defines both LH- and HL-edge specifications. The *<time value>* must be a nonnegative constant or expression, expressed in seconds.

The difference between the release-time checker and the setup-time checker is that simultaneous CLOCK/DATA changes are never allowed in the release-time check. That is, a nonzero hold time is assumed, even though the HOLDTIME is not specified. This feature allows the data sheet values to be specified for release-times directly in a model. For this reason, release times are usually given alone, and not in conjunction with SETUPTIME or HOLDTIME specifications.

Simulation behavior: CLOCK

The sequence of setup/hold/release checks begins when the CLOCK node undergoes the specified LH or HL transition. At that time, the WHEN expression is evaluated. If the result is TRUE, all checks using nonzero specifications are performed for during this clock cycle. If the result is FALSE, then no setup, hold, or release checks are performed. The WHEN expression is used in device models to block the reporting of violations when the device is not listening to the DATA inputs, such as during a clearing function.

The simulator performs setup-time checks when the CLOCK node undergoes an *<assertion edge>*. If the HOLDTIME specification is zero, simultaneous CLOCK/DATA transitions are allowed, however the previous value of DATA is still checked for setup-time. If the HOLDTIME is not zero, simultaneous CLOCK/DATA transitions are reported as a HOLDTIME violation.

The simulator performs hold-time checks on any DATA node that changes after the *<assertion edge>* on the CLOCK node. If the SETUPTIME is zero, simultaneous CLOCK/DATA changes are allowed, and the next transition on DATA which occurs before the non-asserting clock edge is checked for a hold-time violation.

The simulator performs release-time checks when the CLOCK node undergoes an *<assertion edge>*. Simultaneous CLOCK/DATA transitions are not allowed, and is flagged as a violation.

If either the CLOCK or DATA node is unknown (X) at the time of a check, no violation is reported for that node. This reduces the number of unnecessary warning messages: an X being clocked into a device is usually a symptom of another problem which has already been reported.

The sequence ends when the CLOCK node undergoes the other (non-asserting) edge. At this time, any violations which occurred during that clock cycle are reported. (This makes it possible for violations to appear out of time-order in the .out file.)

WIDTH:Marks the beginning of a minimum pulse-width constraint specification, which has the following format:

```
+ WIDTH: 
+ NODE = <input node>
   [ MIN_HI = <time value> ]+ [ MIN_LO = <time value> ]
+ [ WHEN {<boolean expression>} ]
+ [ MESSAGE = "<additional message text>" ]
   [ ERRORLIMIT = \langlevalue> ]+ [ AFFECTS_ALL | AFFECTS_NONE |
       AFFECTS (#OUTPUTS) = <output-node-list> ]
```
Note: One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in the PINDLY primitive.

NODE defines the input node whose pulse width is to be checked.

MIN_HI specifies the minimum time that the <input node> can remain at a high (1) logic level. The *<time value>* must be a nonnegative constant or expression, expressed in seconds. If not specified, MIN_HI defaults to 0, meaning that any width HI pulse is allowed.

MIN_LO likewise specifies the minimum time that the <input node> can remain at a low (0) logic level. The *<time value>* must be a nonnegative constant or expression, expressed in seconds. If not specified, MIN LO defaults to 0, meaning that any width LO pulse is allowed.

At least one instance of MIN_HI or MIN_LO must appear within a WIDTH specification.

FREQ: marks the beginning of a frequency constraint specification, which has the following format:

```
+ FREQ:
 NODE = <input node>
  [ MINFREQ = \langle frequency value> ]+ [ MAXFREQ = <frequency value>]
+ [ WHEN { <boolean expression> }]
+ [ MESSAGE "<additional message text>" ]
+ [ ERRORLIMIT = <value> ]
+ [ AFFECTS_ALL | AFFECTS_NONE |
       AFFECTS (#OUTPUTS) = <output-node-list> ]
```
Note: One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in the PINDLY primitive.

NODE defines the input node whose frequency is to be checked.

MINFREQ specifies the minimum frequency allowed on *<input node>*. The *<frequency value>* must be a nonnegative floating point constant or expression, expressed in hertz.

MAXFREQ specifies the maximum frequency allowed on *<input node>*. The *<frequency value>* must be a nonnegative floating point constant or expression, expressed in hertz.

At least one of MINFREQ or MAXFREQ must be specified within a FREQ specification.

Simulation Behavior: FREQ

When performing a MINFREQ check, the simulator reports a violation whenever the duration of a period on the *<input node>* is greater than 1/*<frequency value>*. Likewise, when performing a MAXFREQ check, it reports a violation whenever any period is less than 1/*<frequency value>*. To avoid large numbers of violations, the simulator does not report subsequent violations until after a valid cycle occurs.

Note that the use of maximum FREQ specifications provides a slightly different functionality from that achieved by use of minimum pulse-width checks: in the FREQ specification case, the duty-cycle characteristic of the signal is not measured or constrained in any way, whereas the pulse-width check effectively defines the allowable duty-cycle.

Some clocked state-storage device specifications include information about maximum clock frequency, but omit duty-cycle information.

GENERAL:Marks the beginning of a general condition test. GENERAL constraints have the following form:

Note: One or more sections can be specified in any order. Note that AFFECTS clauses are only allowed in the PINDLY primitive. The default for the GENERAL constraint is AFFECTS_NONE.

WHEN is used to define a boolean expression, which can describe arbitrary signal relationships that represent the error or condition of interest.

MESSAGE defines the message to be reported by the simulation whenever the WHEN expression evaluates TRUE. The *<message text>* must be a text constant (enclosed by double quotes " ") or a text expression.

Note: The *<boolean expression>* is evaluated whenever the CONSTRAINT primitive is evaluated, that is, whenever any of its inputs undergo a transition. If the result is TRUE, the simulator produces a header containing the time of the occurrence, followed by the *<message text>*.

General notes

Any or all of the constraint specifications (SETUP_HOLD, WIDTH, FREQ, GENERAL) can appear, in any order, within a CONSTRAINT primitive. Further, more than one constraints of the same type can appear (such as two WIDTH specifications). Each of the constraint specifications is evaluated whenever any inputs to the CONSTRAINT primitive instance change.

All constraint specifications can optionally include a WHEN statement, which is interpreted as "only perform the check when result of *<boolean expression>* == TRUE." The WHEN statement is required in the GENERAL constraint.

Each constraint type (SETUP_HOLD, WIDTH, FREQ, and GENERAL) has an associated built-in message. In addition, each instance can include a MESSAGE specification, which takes a text constant (enclosed in double quotes " ") or text expression. The *<additional message text*> is appended to the end of the internally-generated, type-specific message which is output whenever a violation occurs. The MESSAGE clause is required for the GENERAL constraint device.

All of the constraint specifications can accept an optional ERRORLIMIT specification. The *<value>* must be a nonnegative constant or expression. The default *<value>* is obtained from the value of the DIGERRDEFAULT (set using the .OPTIONS command), which defaults to 20. A value of zero is interpreted as infinity, i.e., no limit. When more than *<value>* violations of the associated constraint have occurred, no further message output is generated for that constraint checker; other checkers within the CONSTRAINT primitive that have not exceeded their own ERRORLIMITs continue to operate.

During simulation, if the total number of digital violations reported exceeds the value given by DIGERRLIMIT (set using the **OPTIONS** (analysis options) on page 71 command), then the simulation is halted. DIGERRLIMIT defaults to infinity.

This CONSTRAINT primitive example below was derived from the 74LS160A device in the model library. It demonstrates how all of the timing checks can be performed by a single primitive.

```
ULS160ACON CONSTRAINT(10) DPWR DGND
+ CLK ENP ENT CLRBAR LOADBAR A B C D EN
+ IO_LS
+ FREQ:
  NODE = CLK+ MAXFREQ = 25MEG
+ WIDTH:
+ NODE = CLK
+ MIN_LO = 25NS
+ MIN_HI = 25NS
+ WIDTH:
+ NODE = CLRBAR
+ MIN_LO = 20NS
+ SETUP_HOLD:
```
PSpice Reference Guide

Digital devices

```
+ DATA(1) = LOADBAR
   + CLOCK LH = CLK
+ SETUPTIME = 20NS
+ HOLDTIME = 3NS
+ WHEN = { CLRBAR!='0 }
+ SETUP_HOLD:
+ DATA(2) = ENP ENT
+ CLOCK LH = CLK
+ SETUPTIME = 20NS
+ HOLDTIME = 3NS<br>+ WHEN = { CLRBAI
   WHEN = { CLRBAR !='0 \& (LOADBAR !='0 ^ 'CHANGED(LOADBAR,0))+ & CHANGED(EN,20NS) }
+ SETUP_HOLD:
+ DATA(4) = A B C D
+ CLOCK LH = CLK
+ SETUPTIME = 20NS
+ HOLDTIME = 3NS
+ WHEN = { CLRBAR!='0 & (LOADBAR!='1 ^ CHANGED(LOADBAR,0)) }
+ SETUP_HOLD:<br>+ DATA(1) =
  DATA(1) = CLRBAR+ CLOCK LH = CLK
+ RELEASETIME_LH = 25NS
```
Stimulus devices

Stimulus devices apply digital waveforms to a node. Their purpose is to provide the input to a digital circuit or a digital portion of a mixed circuit. They play the same role in the digital simulator that the independent voltage and current sources (V and I devices) do in the analog simulator.

There are two types of stimulus devices: the stimulus generator (STIM), which uses a simple command to generate a wide variety of waveforms; and the file stimulus (FSTIM), which obtains the waveforms from an external file.

Unlike digital primitives, stimulus devices do not have a Timing Model. This is similar to the analog V and I devices: the timing characteristics are described by the device itself, not in a separate model.

Stimulus generator

Arguments and options

<width>

Specifies the number of signals (nodes) output by the stimulus generator.

<format array>

Specifies the format of *<value>s* used in defining the stimulus. *<format array>* is a sequence of digits which specifies the number of signals (nodes) that the corresponding digit in a <*value*> represents. Each digit of <*value*> is assumed to be in base 2<m> where <*m*> is the corresponding digit in <*format array*>. Each *<value>* must have the same number of digits as *<format array>*. The sum of the digits in *<format array>* must be *<width>*, and each digit must be either a 1, 3, or 4 (that is, binary, octal, or hexadecimal).

<digital power node> <digital ground node>

These nodes are used by the interface devices which connect analog nodes to digital nodes or vice versa. Refer to your *PSpice User's Guide* for more information.

*<node>**

One or more node names which are output by the stimulus generator. The number of nodes specified must be the same as *<width>*.

<I/O model name>

The name of an I/O model, which describes the driving characteristics of the stimulus generator. I/O models also contain the names of up to four DtoA interface subcircuits, which are automatically called by the simulator to handle interface nodes. In most cases, the I/O model named IO_STM can be used from the "dig_io.lib" library file. Refer to your *PSpice User's Guide* for a more detailed description of I/O models.

STIMULUS

An optional parameter for referencing a stimulus definition.

IO LEVELAn optional device parameter which selects one of the four DtoA interface subcircuits from the I/O model. The simulator calls the selected subcircuit automatically in the event a <node> connects to an analog device. If not specified, IO_LEVEL defaults to 0. Valid values are:

0 = the current value of .OPTIONS DIGIOLVL (default=1)

- $1 = \text{DtoA1}$
- $2 = DtoA2$
- $3 = DtoA3$
- $4 = \text{DtoA4}$

Refer to your *PSpice User's Guide* for more information.

TIMESTEP

Number of seconds per clock cycle, or step. Transition times that are specified in clock cycles (using the C suffix) are multiplied by this amount to determine the actual time of the transition. (See *<time>* below.) If TIMESTEP is not specified, the default is zero seconds. TIMESTEP has no effect on *<time>* values which are specified in seconds (using the S suffix).

*<command>**

A description of the stimuli to be generated, using one or more of the following.

```
<time> <value>
LABEL=<label name>
<time> GOTO <label name> <n> TIMES
<time> GOTO <label name> UNTIL GT <value>
<time> GOTO <label name> UNTIL GE <value>
<time> GOTO <label name> UNTIL LT <value>
<time> GOTO <label name> UNTIL LE <value>
<time> INCR BY <value>
<time> DECR BY <value>
REPEAT FOREVER
REPEAT <n> TIMES
ENDREPEAT
FILE=<file name>
```
<time>

Specifies the time for the new <value>, GOTO, or INCR/DECR command to occur.

Time units

Time values can be stated in seconds or in clock cycles (see TIMESTEP above). To specify a time value in clock cycles, use the C suffix. Otherwise, the units default to seconds.

Absolute/relative times

Times can be absolute, such as 45ns or 10c, or relative to the previous time. To specify a relative time, prefix the time using a "+" such as $+5$ ns or $+2c$.

<*value*> is the value for each node (0, 1, R, F, X, or Z). <*value*> is interpreted using the <*format array*>.

<*label name*> is the name used in GOTO statements. GOTO <*label name*> jumps to the next non-label statement after the <LABEL = *<label name>*> statement.

<n> is the number of times to repeat a GOTO loop. Use a -1 to specify forever.

Keep the following in mind when using the stimulus command:

Transitions using absolute times within a GOTO loop are converted to relative times based on the time of the previous command and the current step size.

- GOTO <*label name*> must specify a label that has been defined in a previous LABEL=<*label name*> statement.
- Times must be in strictly ascending order, except that the transition after a GOTO can be at the same time as the GOTO.

A simpler syntax for constructing counted loops in digital stimulus is to use the REPEAT/ ENDREPEAT construct. Specify the count value, for example:

```
REPEAT 3 TIMES
+ 5ns 0
+ 5ns 1
ENDREPEAT
```
For an infinite loop, use REPEAT FOREVER (equivalent to REPEAT -1 TIMES). All times within REPEAT loops are interpreted as relative to the start of the loop.

Transition (i.e., time-value pairs) information can be placed in a FILE and accessed one or more times from the STIM device by using the FILE= statement. The syntax for the file contents is identical to what can appear directly in the body of the STIM device <command> section.

PSpice Reference Guide

Digital devices

Stimulus generator examples

One

The first example creates a simple reset signal, which could be used to set or clear a flip-flop at the beginning of a simulation. The node, named Reset, is set to a level zero at time zero nanoseconds, and to a Z (high impedance) at 20 ns.

This is useful when the Reset node is being driven by another device which does not reset the flip-flop at time zero. By using the library I/O model named IO_STM, the stimulus generator drives with a high strength, and thus overpowers the other output. By outputting a Z for the duration of the simulation, the stimulus generator cannot affect the node.

Two

The second example is a simple example of a clock stimulus which pulses every 5 nanoseconds. It has one output node, OUT1, and the format is represented in binary notation. This example specifies the time as relative to the previous step. IO_STM is an I/O model for stimulus devices and is available in the $\frac{di}{dx}$ is independent file which comes with the digital simulation feature.

Three

The third example illustrates the use of the timestep; a cycle is equal to one nanosecond:

Four

The fourth example has four output nodes. The values of the nodes at each transition are in hexadecimal notation. This is because the <format array> is set to 4, meaning <value> is one digit representing the value of four nodes. Both the absolute and relative timing methods are used, but, at the start of execution, the simulation converts all absolute values to relative values based on the time of the command and the current step size. The timestep is equal to one nanosecond, setting the cycle to one nanosecond:

```
UEx4 STIM( 4, 4 ) $G_DPWR $G_DGND IN1 IN2 IN3 IN4 
+ IO_STM TIMESTEP=1ns
+ 0s 0 ; At time=0 seconds, all nodes are set to 0.
+ LABEL=STARTLOOP
                         ; At time=10NS, IN1, IN2, \& IN3 are set to 0 and IN4
                         ;is set to 1.
  + +5NS 0 ; 5NS later, all nodes are set to 0.
+ 20NS A ; At time=20NS, nodes IN1 & IN3 are set to 1 and 
                         ;nodes IN2 & 
                         ; IN4 are to 0.
+ +5NS 0 ; 5NS later, all nodes are set to 0.
+ 30C GOTO STARTLOOP 1 TIMES ; At time=30NS, execute the 
                         ;first statement of the loop without 
                         ;a further delay."1 TIMES" causes the logic to loop
                         ; 1 time, actually executing the loop twice.
+ +10C 1 ; After the logic falls through the loop 
                         ;the second 
                         ; time and then waiting 10 additional cycles 
                         ; (or 10 nanoseconds), 
                    ;IN1, IN2, & IN3 are set to 0 and IN4 is set to 1.
```
Example four produces the following transitions. Note how all of the time values are calculated relative to the previous step:

PSpice Reference Guide Digital devices

Five

 05

 $20ns$

The fifth example illustrates the use of the INCR BY command used to increment the value of the 16 bit bus:

 $60ns$

 $70ns$

 $40ns$

Time

Six

The sixth example has seven output nodes: 1, 2, 3, 4, 5, 6, and 7. The <format array> specifies the notation (1=binary, 3=octal, or 4=hex) used to define the output of those seven nodes. The first two output signals are defined in binary, the next four are in hexadecimal, and the last one is in binary.

In this example, at time equal to one nanosecond, the value of 0070 creates the bit pattern 0001110 on the output nodes. The first two zeros correspond to outputs one and two, the 0111 (7 in hex) corresponds to output signals 3 through 6, and the last zero is the value of output signal 7.

File stimulus

The file stimulus device, FSTIM, allows the digital stimuli to be obtained from a file. This is often useful if the number of stimuli is very large, or if the inputs to one simulation come from the output of another simulation (or even from another simulator). To make the discussion of the FSTIM device more meaningful, the stimulus file format is discussed first.

Stimulus file format

The stimulus file has a simple format which allows outputs from other simulators, or the simulation output file, to be used with little modification. The file consists of two sections: the header, which contains a list of signal names, and the transitions, which is one or more lines containing the transition time and columns of values. The header and transitions must be separated by at least one blank line. Below is a simple example of the stimulus file format.

```
* Header, containing signal names (standard comments are
* allowed)
Clock, Reset, In1, In2; four signal names
* Beginning of the transitions - note the blank line
                                          ; values are in binary
10ns 1100
20ns 0101
30ns 1110
40ns 0111
```
Header format

```
[TIMESCALE=<value>]
<signame 1>...<signame n>...
OCT(<signame bit 3> ... <signame lsb>) ...
HEX(<signame bit 4> ... <signame lsb>) ...
```
The header consists of the list of signal names and an optional TIMESCALE value. The signal names can be separated by commas, spaces, or tabs. The list can span several lines, but must **not** include the + continuation character. The signal names listed correspond to the columns of values in the order that they are listed. Up to 255 signals can be listed in the header, however a maximum of 300 characters are allowed per line.

The OCT and HEX radix functions allows three or four signals to be grouped, respectively, into a single octal or hexadecimal digit in the columns of values. Note that exactly three signals must be included inside the parentheses in the OCT function, and that exactly four signals must be included in the HEX function. Signal names listed without the radix functions default to binary values.

The following example shows the use of the HEX radix function.

Clock Reset In1 In2 HEX(Addr7 Addr6 Addr5 Addr4) HEX(Addr3 Addr2 Addr1 Addr0)

PSpice Reference Guide Digital devices

ReadWrite

10n 1100 4E 0 20n 0101 4E 1 30n 1110 4E 1 40n 0111 FF 0

0 0000 00 0 ; spaces can be used to group values

In this example, there are four binary signals, followed by two occurrences of the HEX radix function, followed by a single binary signal. In the list of transitions following the header, there are seven values which correspond, in order, to the list of signals.

The optional TIMESCALE assignment is used to scale the time values in the transitions. The TIMESCALE assignment must be on a separate line. If unspecified, TIMESCALE defaults to 1.0. See <*time*> below for more information on the use of TIMESCALE.

Transition format

*<time> <value>**

Following the first blank line after the header, the simulator looks for one or more lines containing transitions. Transitions consist of a time value, followed by one or more values corresponding to the signal names in the header. The <*time*> and list of <*values*> must be separated by at least one space or tab.

<time>

Transition times are always stated in seconds. Times can be absolute, such as 45ns, 1.2e-8, or 10; or relative to the previous time. To specify relative time, prefix the time using a +, such as $+5$ ns or $+1e-9$.

Time values are always scaled by the value of TIMESCALE. This is useful if the time values in the file are expressed as whole numbers, but the actual units are, for example, 10ns. An example showing the use of TIMESCALE is given below.

*<value>**

Each value corresponds to a single binary signal (the default) or the entire group of signals inside the OCT or HEX radix functions. The number of values listed must equal the total number of binary signals and radix functions which are specified in the header. Valid

<values> are:

When the <value> in a HEX or OCT column is a number, the simulator converts the number to binary and assigns the appropriate logic value of each bit (either zero or one) to the signals inside the radix function. The bits are assigned msb to lsb. When the <value> is X, Z, R, or F, all signals in the radix function take on that value. Note that there can be no falling value in a HEX column because F is used as a numeric value.

The following example shows the use of TIMESCALE and relative <time> values.

```
TIMESCALE=10ns ; must appear on separate line
Clock, Reset, In1, In2
HEX(Addr7 Addr6 Addr5 Addr4) HEX(Addr3 Addr2 Addr1 Addr0)
ReadWrite
0 0000 00 0<br>1 110R 4E 0
                              ; transition occurs at 10ns
2 0101 4E 1<br>+ 3 1111 4E 1
+ 3 1111 4E 1 ; transition occurs at 50ns
                               ; transition occurs at 70ns
8 11X0 C3 1
```
File stimulus device

The file stimulus device, FSTIM, is used to access one or more signals inside a stimulus file. More than one FSTIM device can access the same file. An FSTIM device can even refer to the same signal as another FSTIM device. Any number of stimulus files can be used during a simulation.

Arguments and options

<# outputs>

Specifies the number of nodes driven by this device.

<digital power node> <digital ground node>

These nodes are used by the interface devices which connect analog nodes to digital nodes or vice versa. Refer to your *PSpice User's Guide* for more information.

*<node>**

One or more node names which are output by the file stimulus. The number of nodes specified must be the same as <# outputs>.

```
<I/O model name>
```
The name of an I/O model, which describes the driving characteristics of the stimulus device. I/O models also contain the names of up to four DtoA interface subcircuits, which are automatically called by the simulator to handle interface nodes. In most cases, the I/O model named IO_STM can be used from the library dig_io.lib. Refer to your *PSpice User's Guide* for a more detailed description of I/O models.

FILE

The name of the stimulus file to be accessed by this device. The <stimulus file name> can be specified as a quoted string or as a text expression; see [.TEXT \(text parameter\) on page 110.](#page-109-0) Note that the FILE device parameter is not optional.

IO_LEVEL

An optional device parameter which selects one of the four AtoD or DtoA interface subcircuits from the device's I/O model. The simulator calls the selected subcircuit automatically in the event a node connecting to the primitive also connects to an analog device. If not specified, IO LEVEL defaults to 0. Valid values are:

```
0 = the current value of .OPTIONS DIGIOLVL (default=1)
```
- $1 = A \text{to} D1/D \text{to} A1$
- 2 = AtoD2/DtoA2
- 3 = AtoD3/DtoA3
- $4 = AtoD4/DtoA4$

Refer to your *PSpice User's Guide* for more information.

SIGNAMES

Used to specify the names of the signals inside the stimulus file which are to be referenced by the FSTIM device. The signal names correspond, in order, to the *<nodes>* connected to the device. If any or all SIGNAMES are unspecified, The simulator looks in the stimulus file for the names of the *<nodes>* given. Because the number of signal names can vary, the SIGNAMES parameter must be specified last. SIGNAMES can be a list of names or text expressions (see .TEXT), or a mixture of the two.

Comments The first example references a file named dig1.stm. This file must have a signal named IN1.

> The second example references $diag2$. stm. This file would have to have signals named AD3 through AD0. These are mapped, in order, to the nodes ADDR3 through ADDR0, which are driven by this device.

In the third example, the FSTIM device references the file flipflop.stm.

The contents of flipflop.stm are shown below:

```
J K PRESET CLEAR CLOCK
0 0 0 010
10ns 0 0 111
.
.
.
```
In this example, the first two nodes, CLK and PRE, reference the signals named CLOCK and PRESET in the stimulus file. The last two nodes, J and K, directly reference the signals named J and K in the file, and therefore do not need to be listed in SIGNAMES. Note that the order of the SIGNAMES on the FSTIM device does not need to match the order of the names listed in the header of the stimulus file. It is not required that every signal in the file be referenced by an FSTIM device. In the example above, the signal named CLEAR is not referenced. One, several, or all signals in a stimulus file can be referenced by one or more FSTIM devices.

Input/output model

Each digital device in the circuit must reference an I/O model. The I/O model describes the device's loading and driving characteristics. It also contains the names of up to four AtoD and DtoA subcircuits that the simulator calls to handle interface nodes.

I/O models are common to device families. For example, of the digital devices in the model library, there are only four I/O Models for the entire 74LS family: IO_LS, for standard inputs and outputs; IO_LS_OC, for standard inputs and open-collector outputs; IO_LS_ST, for schmitt trigger inputs and standard outputs; and IO_LS_OC_ST, for schmitt trigger inputs and open-collector outputs. This is in contrast to timing models, which are unique to each device in the library.

Model form . MODEL <I/O model name> UIO [model parameters]

PSpice Reference Guide

Digital devices

INLD and OUTLD are used in the calculation of loading capacitance, which factors into the propagation delay. Refer to your *PSpice User's Guide* for more information.

DRVH and DRVL are used to determine the strength of the output. Refer to your *PSpice User's Guide* for more information.

DRVZ, INR, and TSTOREMN are used to determine which nets should be simulated as charge storage nets.

AtoD1 through AtoD4 and DtoA1 through DtoA4 are used to hold the names of interface subcircuits. Note that INLD and AtoD1 through AtoD4 do not apply to stimulus generators because they have no input nodes. Refer to your *PSpice User's Guide* for more information.

The switching times (TSWLHn and TSWHLn) are subtracted from a device's propagation delay on the outputs which connect to interface nodes. This compensates for the time it takes the DtoA device to change its output voltage from its current level to that of the switching threshold. By subtracting the switching time from the propagation delay, the analog signal reaches the switching threshold at the correct time (that is, at the exact time of the digital transition). The values for these model parameters should be obtained by measuring the time it takes the analog output of the DtoA (using a nominal analog load attached) to change to the switching threshold after its digital input changes. If the switching time is larger than the
propagation delay for an output, no warning is issued, and a delay of zero is used. Note that the switching time parameters are not used when the output drives a digital node.

DIGPOWER specifies the name of the power supply subcircuit the simulator calls for when an AtoD or DtoA interface is created. The default value is DIGIFPWR, which is the power supply subcircuit used by the TTL and CMOS device libraries.

For more information on how to change the default power supplies, refer to your *PSpice User's Guide*.

Digital/analog interface devices

The simulator provides two devices for converting digital logic levels to analog voltages or vice versa. These devices are at the heart of the interface subcircuits found in diag_i io. lib. These devices also provide the Digital Files interface for interfacing using external logic simulators.

Digital input (N device)

The digital input device is used to translate logic levels (typically 1s, 0s, Xs, Zs, Rs, and Fs) into representative voltage levels using series resistances. These voltages and resistances model the output stage of a logic device (like a 74LS04) and hence form a digital input to the analog circuit. The logic level information can come from two places: the digital simulator or a file. (The file can be created by hand, or can be an output file from an external logic simulator.)

The general form for a digital input device, and some of the model parameters, are different for devices driven from a file and for those driven by the digital simulation feature. The digital simulation inserts digital input devices automatically when a digital device's output is connected to an analog component. The automatic insertion of digital input devices is discussed in your *PSpice User's Guide*. Examples of the devices that are inserted can be found in the dig io.lib library file.

PSpice Reference Guide Digital devices

Table 3-7 Digital input model parameters

PSpice Reference Guide Digital devices

Table 3-7 Digital input model parameters

1. See [.MODEL \(model definition\) on page 58.](#page-57-0)

Note: For more information on using the digital input device to simulate mixed analog/digital systems refer to your *PSpice User's Guide*.

As shown below, the digital input device is modeled as a time varying resistor from *<low level node>* to *<interface node>*, and another time varying resistor from *<high level node>* to *<interface node>*. Each of these resistors has an optional fixed value capacitor in parallel: CLO and CHI. When the state of the digital signal changes, the values of the resistors change (exponentially) from their present values to the values specified for the new state over the switching time specified by the new state. Normally the low and high level nodes would be attached to voltage sources which would correspond to

the highest and lowest logic levels. (Using two resistors and two voltage levels, any voltage between the two levels can be created at any impedance.

For a digital simulation driven digital input, the parameters

DGTLNET = <digital net name> <digital I/O model name>

must be specified. Refer to your *PSpice User's Guide* for more information on digital I/O models. The digital net must not be connected to any analog devices, otherwise the automatic analog/digital interface process disconnects the digital input device from the digital net.

Digital simulation can send states named 0, 1, X, R, F, and Z to a digital input device. The simulation stops if the digital simulation sends a state which is not modeled (does not have SnNAME, SnTSW, SnRLO, and SnRHI specified) to a digital input device.

The initial state of a digital simulation driven digital input is controlled by the bias point solution of the analog/digital system. It is sometimes necessary to override this solution (for example, an oscillator which contains both analog and digital parts). The optional parameter

IS = <initial state name>

can be used to do this. The digital input remains in the initial state until the digital simulation value changes from its TIME=0 value.

The model parameters FILE, FORMAT, and TIMESTEP are not used by digital simulation driven digital input devices, and only the FILE parameter is used for VIEWsim A/D driven digital inputs. For file driven digital inputs the FILE parameter defines the name of the file to be read, and the FORMAT parameter defines the format of the data in that file. The TIMESTEP parameter defines the conversion between the digital simulation's integer timing tick numbers and the simulation's floating-point time values:

tick number · TIMESTEP = seconds

Note: Tick number must be an integer.

For a file driven or VIEWsim A/D driven digital input, the DGTLNET parameter must not be specified, but the optional parameter

```
SIGNAME = <digital signal name>
```
is used to specify the name of the digital signal in the file (or the digital net name in VIEWsim A/D). If no SIGNAME is given, then the portion of the device name after the leading N identifies the name of the digital signal.

The parameter

IS=<initial state name>

can be used as described above to override the initial (TIME=0) values from the file.

The file name \log_{DFLPSPC} is used with VIEWsim A/D to tell the simulator to get digital state values from the VIEWsim A/D interface, rather than a file.

Any number of digital input models can be specified, and both file driven and digital simulation driven digital inputs can be used in the same circuit. Different digital input models can reference the same file, or different files. If the models reference the same file, the file must be specified in the same way, or unpredictable results occur. For example, if the default drive is C:, then one model should not have FILE=C:TEST.DAT if another has FILE=TEST.DAT.

For diagnostic purposes, the state of the digital input can be viewed in Probe by specifying B(Nxxx). The value of B(Nxxx) is 0.0 if the current state is S0NAME, 1.0 if the current state is S1NAME, and so on through 19.0. B(Nxxx) cannot be specified on a .PRINT, .PLOT, or .PROBE line. (For digital simulation, the digital window of Probe provides a better way to look at the state of the digital net connected to the digital input.)

Digital output (O Device)

The digital output device is used to translate analog voltages into digital logic levels (typically 1, 0, X, R, or F). The conversion of a voltage into a logic level, models the input stage of a logic device (like a 74LS04) and hence forms a digital output from the analog circuit. The logic level information can go to two places: the digital simulation, or a file. (The file can simply be inspected manually, or can be used as a stimulus file for an external logic simulator.)

General form for digital simulation

O<name> <interface node> <reference node> <model name> + DGTLNET = <digital net name> <digital I/O model name> **for digital files** O<name> <interface node> <reference node> <model name> + [SIGNAME = <digital signal name>] **Model form** .MODEL <model name> DOUTPUT [model parameters] **Examples** O12 ANALOG_NODE DIGITAL_GND DO74 DGTLNET=DIGITAL_NODE IO_STD OVCO 17 0 TO_TTL O5 22 100 TO_CMOS SIGNAME=VCO_OUT

Table 3-8 Digital output model parameters

PSpice Reference Guide Digital devices

Table 3-8 Digital output model parameters, *continued*

1. See [.MODEL \(model definition\) on page 58.](#page-57-0)

The general form for a digital output device, and some of the model parameters, are different for devices that drive a file (or VIEWsim A/D) and those that drive the digital simulation feature. The digital simulation inserts digital output devices automatically when a digital device's input is connected to an analog component. The automatic insertion of digital output devices is discussed in your *PSpice User's Guide*, and examples of the devices which are inserted can be found in the diag_i diag_i . Lib library file.

Note: For more information on using the digital output device to simulate mixed analog/digital systems, refer to your *PSpice User's Guide*.

As shown in [Figure 3-1 on page 441](#page-440-0), the digital output device is modeled as a resistor and capacitor, of the values specified in the model statement, connected between <interface node> and <reference node>. At times which are integer multiples of TIMESTEP, the state of the device node is determined and written to the specified file.

PSpice Reference Guide Digital devices

Figure 3-1 Digital output model

The process of converting the input node voltage to a logic state begins by first obtaining the difference in voltage between the <interface node> and the <reference node>. The DOUTPUT model defines a voltage range, form SxVLO to SxVHI, for each state. If the input voltage is within the range defined for the current state, no state change occurs. Otherwise, the simulator searches forward through the model, starting at the current state, to find the next state whose voltage range contains the input voltage. This state then becomes the new state. When the end of the list (S19) is reached, the simulator wraps around to S0 and continues.

If the entire model has been searched and no valid voltage range has been found, the simulator generates a simulation warning message. Further if the O device is interfacing at the digital simulator, and the SXNAME parameter has not been specified in the model, the simulator uses the state whose voltage range is closed to the input voltage. Otherwise it uses SXNAME as the new state.

This circular state searching mechanism allows hysteresis to be modeled directly. The following model statement models the input thresholds of a 7400 series TTL Schmitt-trigger input. Notice that the 0.8 volt overlap between the 0 state voltage range and the 1 state voltage range.

```
.model D074_STd output (
+ s0name="0" s0vlo=1.5 s0vhi=1.7
+ s1name="1" s1vlo=0.9 s1vhi-7.0
+ )
```
Starting from the 0 state, a positive-going voltage must cross 1.7 volts to get out of the 0 state's voltage range. The next state which contains that voltage is 1. Once there, a negativegoing voltage must go below 0.9 volts to leave the 1 state's range. Since no further states are defined, the simulator wraps around back to state 0, which contains the new voltage

For a digital output driving digital simulation, the parameters

DGTLNET = <digital net name> <digital I/O model name>

must be specified. Refer to your *PSpice User's Guide* for more information on digital I/O models. The digital net must not be connected to any analog devices, otherwise the automatic analog/digital interface process disconnects the digital output device from the analog net.

For interfacing using digital simulation, the state names must be 0, 1, X, R, F, or Z (Z is usually not used however, since high impedance is not a voltage level). Other state names cause the simulator to stop if they occur; this includes the state ? that occurs if the voltage is outside all the ranges specified.

The model parameters TIMESCALE, FILE, CHGONLY, and FORMAT are not used for digital outputs which drive digital simulation, but the TIMESTEP is used. The TIMESTEP value controls how accurately the analog simulator tries to determine the exact time at which the node voltage crosses a threshold.

To be sure that the transition time is accurately determined, the analog simulator has to evaluate the analog circuit at intervals no larger than TIMESTEP when a transition is about to occur. The default value for TIMESTEP is 1ns, or 1/DIGFREQ (a [.OPTIONS \(analysis options\) on page 71](#page-70-0) option) if it is larger. In many circuits, this is a much greater timing resolution than is required, and some analog simulation time can be saved by increasing the TIMESTEP value.

For digital outputs which write files, or drive VIEWsim A/D, the parameter

SIGNAME = <digital signal name>

can be used to specify the name written to the file of the digital signal (or for VIEWsim A/D, the name of the VIEWsim net). If SIGNAME is not specified, then the portion of the device name after the leading O identifies the name of the digital signal.

For digital outputs which write files, the FILE parameter defines the name of the file to be written, and the FORMAT parameter defines the format of the data written to that file.

The file name **PSPCDGTL** is used with VIEWsim A/D to tell the simulator to send the digital state values to the VIEWsim A/D interface, rather than a file. For VIEWsim A/D, the parameters FORMAT and CHGONLY are ignored.

The state of each device is written to the output file at times which are integer multiples of TIMESTEP. The time that is written is the integer:

```
time = TIMESCALE·TIME/TIMESTEP
```
TIMESCALE defaults to 1, but if digital simulation is using a very small timestep compared to the analog simulation timestep, it can speed up the simulation to increase the value of both TIMESTEP and TIMESCALE. This is because the simulator must take timesteps no greater than the digital TIMESTEP size when a digital output is about to change, in order to accurately determine the exact time that the state changes. The value of TIMESTEP should therefore

be the time resolution required at the analog-digital interface. The value of TIMESCALE is then used to adjust the output time to be in the same units as digital simulation uses.

For example, if a digital simulation using a timestep of 100 ps is being run, but the circuit has a clock rate of 1us, setting TIMESTEP to 0.1us should provide enough resolution. Setting TIMESCALE to 1000 scales the output time to be in 100 ps units.

If CHGONLY = 1, only those timesteps in which a digital output state changes are written to the file.

Any number of digital output models can be specified, and both file writing and digital simulation driving digital outputs can be used in the same circuit. Different digital output models can reference the same file, or different files. If the models reference the same file, the file must be specified in the same way, or unpredictable results occur. For example, if the default drive is C:, then one model should not have FILE=C:TEST.DAT if another has FILE=TEST.DAT.

For diagnostic purposes, the state of the digital output can be viewed in Probe by specifying B(Oxxx). The value of B(Oxxx) is 0.0 if the current state is S0NAME, 1.0 if the current state is S1NAME, and so on through 19.0. B(Oxxx) cannot be specified on a .PRINT, .PLOT, or .PROBE line. (For digital simulation, the digital window of Probe provides a better way to look at the state of the digital net connected to the digital output.)

Digital model libraries

1. Depending upon the platform being worked on, NOM.LIB references the appropriate list of libraries. For "digital only" platforms, NOM.LIB references NOM_DIG.LIB.

7400-series TTL and CMOS library files

The *PSpice Library List* provides a list of all parts contained in the PSpice libraries. In the Digital section, each part is sorted by Device Type, and includes the part name and the library where it is located. In the Index by Library Name section, each library is listed along with the the parts it contains. This information is needed if a netlist is created manually. Netlists normally are generated automatically by the schematic capture package.

4000-series CMOS library

The *PSpice Library List* provides a list of all parts contained in the PSpice libraries. In the Digital section, each part is sorted by Device Type, and includes the part name and the library where it is located. In the Index by Library Name section, each library is listed along with the the parts it contains. This information is needed if a netlist is created manually. Netlists normally are generated automatically by the schematic capture package.

If power supply nodes on CD4000 devices are not specified in the circuit, they can use the default power supply nodes \$G_CD4000_VDD and \$G_CD4000_VSS, which default to 5 volts. A new power supply can be created, and new power supply nodes can be specified to the devices in the circuit. Refer to your *PSpice User's Guide* for more information on specifying your own power supplies. Output drives and input thresholds are correctly modeled for power supplies between 3 and 18 volts. Currently, propagation delays do not vary using supply voltages. For correct propagation delays at supply voltages other than 5 volts, the timing models in $cd4000$. lib have to be modified.

Digital devices

Programmable array logic devices

Using a PLD from the library is just like using any other logic device from the library, except that the simulator has to be told the name of the JEDEC file which contains the program for the part. A TEXT parameter name JEDEC_FILE is used to specify the file name, as shown in the following example:

X1 IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12 + IN13 IN14 + OUT1 OUT2 OUT3 OUT4 + PAL14H4 + TEXT: JEDEC_FILE = "myprog.jed"

This example creates a $14H4$ PAL which is programmed by the JEDEC file myprog. jed.

Behavioral Simulation Functions

General functions

[INTQ\(arg\) on page 449](#page-448-1)

Simulation variables

[TIME\(\) on page 450](#page-449-1)

Simulation functions

[BREAK\(\) on page 452](#page-451-0)

System Variables

[System Variables on page 453](#page-452-0)

[ZERO\(\) on page 448](#page-447-0) [ONE\(expression\) on page 448](#page-447-1) [CEIL\(arg\) on page 448](#page-447-2) [FLOOR\(arg\) on page 449](#page-448-0)

[DELTA\(\) on page 450](#page-449-0) [STATE\(\) on page 451](#page-450-0)

ZERO()

ONE(expression)

CEIL(arg)

FLOOR(arg)

PSpice Reference Guide Behavioral Simulation Functions

 $t=0$, $V(2) = 0$ $t=1$, $V(2) =1$ $t=0.73$, $V(2) = 0.73$

STATE()

Comments The output of the example statements is shown in the figure given below.

BREAK()

System Variables

[Table 4-1 on page 453,](#page-452-1) lists the system variables supported by the PSpice engine. You can use these variables in expressions to be evaluated using PSpice engine. These variables cannot be used in the trace expressions in the Probe window.

Table 4-1 System variables

Table 4-1 System variables, *continued*

Important

System variables covered in this section are reserved keywords for PSpice. You can use these variables in your circuits file but can not redefine them as user-defined variables. For example, you can not redefine these parameters in .PARAM or : PARAMS statements. An exception to this are the keywords GMIN, PI, and TEMP. These three variables can be declared within a .SUBCKT statement, to have a user defined value. Redefining GMIN, PI, and TEMP outside a .SUBCKT statement is not supported.

Behavioral Simulation Models

This chapter provides an overview of the behavioral models available with PSpice A/D. Using the behavioral models covered in this chapter, you can easily model the behavior of a system on your schematic. Besides providing you with an easy-to-use graphical interface, some of the models, such as DC motors, and tachometers, can be used to simulate systems which have no implementation in electrical circuitry. The models covered in this chapter are shipped with function.lib [\(Function library on page 460\)](#page-459-1) and spice $element$.lib (Spice elem [library on page 498\)](#page-497-1).

[Table 5-1 on page 455](#page-454-0) lists the application-specific categories and the library elements that fall in that category. For example, behavioral models for electromechanical parts, such as tachometer and DC motor, are listed under the mechanical elements category. Similarly, models such as ABS, SUM, and INTEGRATOR, are listed under arithmetic functions.

[Table 5-2 on page 460](#page-459-0) and [Table 5-9 on page 498](#page-497-0) provide the alphabetical listing of the elements in the function.lib and spice_elem.lib, respectively.

Function library

Element	Purpose	Comments
ABS	Returns absolute value of input	Calculates absolute value of the argument x, which can either be a number or an expression.
	U10 ABS	
ASW	Is an analog switch	See ASW on page 467.
ASW1	Analog Switch	See ASW1 on page 468 and ASW on page 467.
BEHAV_FREQ	Frequency Domain Behavioral Voltage Source	See BEHAV_FREQ on page 469.
BEHAV_GEN	Arbitrary Behavioral Voltage Sources	See BEHAV GEN on page 470.
CHARGE_GEN	Charge generator	See Charge source on page 178
COILSPRING	coil spring	See Coil Spring on page 471.
COMPLEX_FZ	Complex Pole, frequency and damping	See COMPLEX FZ on page 477.
COMPLEX_RI	Imaginary	Complex Pole, Real and See COMPLEX_RI on page 480.
CURRENT_FREQ	frequency-defined current source for describing continuous systems	The output current is specified by the IOUT property.
		For information on other properties, see BEHAV FREQ on page 469.

Table 5-2 Elements in the Function library

time domain.

TIME.

ASW

Purpose Analog switch

Important

The symbol (\bigcap) denotes analog functionality. Terminals labeled with these symbols are the only terminals that can be connected to external circuitry.

Comment If you use the ASW part to simulate the analog switch, the switch will be ON if the input at pin B is set to 1.

The resistance of the switch, when ON is determined by the value of RON property. Similarly, the value of the ROFF property determines the resistance of the switch in the OFF state.

ASW1

Purpose Analog switch

Comment If you use the ASW1 part to simulate the analog switch, the switch will be ON if the digital input at pin B is set to 0.

> The resistance of the switch, when ON is determined by the value of RON property. Similarly, the value of the ROFF property determines the resistance of the switch in the OFF state.

For more information, see [ASW on page 467](#page-466-0).
BEHAV_FREQ

Purpose Frequency domain behavioral source **Comment** This function defines the output voltage in the frequency domain. Using the BEHAV_FREQ function, you can define the output voltage voltage an expression of *s*.

Conceptually, this device can be represented in two parts, a general source followed by a transfer function. The transfer function is defined in frequency domain terms.

$$
H(s) = exp(As + B) \times \frac{NUM}{DEN}
$$

Table 5-4 Behavioral Source Properties

You can use these sources both in time and frequency domain.

Example

A transfer function with a gain of two and a single pole at 1 KHz can be implemented with the following expressions:

```
VOUT = 2 * v(in)EXP = UNDEF (optional)
NUM = 2*pi*1e3DEN = s + 2*pi*1e3
```
BEHAV_GEN

Coil Spring

A coil wound in a spiral shape that reacts against twisting motion.

General form X AWBCOILSPRING PARAMS: IC=<value> COILVAL=<value>

The symbol and properties for a coil spring are listed below.

Figure 5-1 Coil Spring

Table 5-6 Coil Spring Properties

The IC property represents the initial current through the inductor during the bias point calculation. A positive initial torque can be measured as a current flowing from left to right.

CURRENT_FREQ

U1	IOUT = V(IN)
EXP = 0	
NIW = 2*3.142*1K	
DEN = $5+2*3.142*1K$	
CURRENT_FREQ	

\n**Purpose** Frequency-defined behavioral current source

Comment This function defines the output current as a function of input voltage and an expression of *s*. You can use this source either in time or frequency domain.

 $I(out) = H(s) \times V(in)$

The transfer function is defined in frequency domain terms.

$$
H(s) = exp(As + B) \times \frac{NUM}{DEN}
$$

For the explanation of properties attached to CURRENT_FREQ, see [Table 5-3 on page 467.](#page-466-0)

Example

A transfer function with a gain of 3 and a single pole at 1 KHz can be implemented with the following expressions:

```
IOUT = 3 * v(in)EXP = 0NUM = 2*pi*1e3DEN = s + 2*pi*1e3
```
DC Motor

A DC motor is used to convert electrical energy to mechanical energy. It works on the principle that when electric current passes through a magnetic field, a torque is produced because of the magnetic force. This torque is used to run the DC motor.

- **General form** X AWBDCMOTOR PARAMS: R=<value> L=<value> BACK_EMF=<value>
	- + K_TORQ=<value> K_VISC=<value>
		- + INERTIA=<value>
		- + CONST_FRIC=<value>

The electrical characteristics of the motor, synthetically winding, is modeled as a series RL circuit representing the armature inductance and resistance. Mechanical portion of motor is modelled as a parallel RC circuit. The electrical and mechanical portions are connected using controlled sources. Back EMF is also modeled and included in series with motor winding in such a manner that it opposes the input voltage. Voltage at pin C represents the Motor Torque.

Table 5-7 on page 473 lists properties attached to a DC motor symbol.

Table 5-7 DC Motor Properties

Table 5-7 DC Motor Properties, *continued*

Equations:

Motor Current:

 $V_{ip} - V_{backemf} = L_{di}/(dt) + R_i$

In this equation:

- ❑ Vbackemf = BACK_EMF X(Motor speed)
- ∇ Vip is Voltage applied to motor input terminals (A, B)
- ❑ L is winding inductance
- ❑ R is winding resistance
- Torque:

Torque is modeled using the following equation.

Note: Solving the equation for voltage (Vt) gives the equivalent torque.

 $I = V_t/R_v + (C \cdot dV_t)/(dt)$

In this equation:

- ❑ C represents inertia
- ❑ I represents torque
- ❑ Vt represents angular velocity or speed; The angular velocity is *K_TORQ/R* times of voltage applied across motor winding.
- ❑ Rv represents friction, which is *1/(K_VISC)*

The back emf is a function of param {back_emf} and generated back EMF is a function of (velocity of motor)*{back_emf}.

Generated torque is function of angular velocity (voltage drop) across the winding resistance (winding current). The motor torque equation is:

 $I=J$ dw/dt +W.B

In thsi equation:

- ❑ I represents torque
- ❑ J represents inertia
- ❑ W is angular velocity
- ❑ B is friction

Tachometer

A tachometer is a device for indicating the angular (rotary) speed of a rotating shaft. It indicates the instantaneous values of speed in revolutions per minute (RPM). A tachometer converts mechanical energy into electrical energy.

- General form X AWBTACHO PARAMS: R=<value> L=<value>
	- + BACK_EMF=<value> K_TORQ=<value> + K_VISC=<value> INERTIA=<value>
	- + CONST_FRIC=<value>

[Table 5-8 on page 476](#page-475-0) lists properties of a tachometer.

Table 5-8 Tachometer Properties

COMPLEX_FZ

Purpose Returns a second-order function.

The frequency and damping complex-pole function block is a generalpurpose, second-order block that can form linear combinations of lowpass, band-pass, and high-pass functions.

Arguments *FREQ_HZ*

Used to calculate the natural frequency, Omega (ω) using the equation, $\omega = 2\pi xFREO$ *HZ*.

Omega is used to set the cutoff frequency for the high-pass and lowpass functions and the band center frequency for the bandpass function.

DAMPING

This is the damping factor Zeta (ζ) . At values of ζ below 1, the poles or zeros separate from the x-axis and form complex pole or zero pairs, leading, respectively, to ringing or peaking in the frequency domain.

BP_GAIN

Specifies the gain for the band pass function.

HP_GAIN

Specifies the gain for the high pass function.

LP_GAIN

Specifies the gain for the low pass function.

Comments The COMPLEX_FZ part uses Laplace function to generate a secondorder function. The combined transfer function used is:

$$
\frac{\text{As}^2 + \text{Bs} + \text{C}}{\text{s}^2 + \frac{2\zeta\text{s}}{\omega} + 1}
$$

where

Setting A, B, or C to zero disables its associated function.

In practice it is recommended that you first set ω and ζ to the desired values. Then depending the function that you want to create, determine the value for *A*, *B* or *C*, one at a time.

Determining the Low-Pass Coefficient

To determine the low-pass coefficient, *C* (assuming that $A = B = 0$), you first decide what DC gain you want and then take the limit of the transfer function as *s* goes to zero The variable, *s*, is the zero-frequency or DC gain point. This equation simplifies to

C = the desired DC gain

Determining the High-Pass Coefficient

To determine the high-pass coefficient, *A* (assuming that *B = C = 0*), you must first decide what gain you want to have at a frequency high above the cutoff frequency and then take the limit of the transfer function as *s* goes to infinity, which is the high-frequency asymptote.

Solving this equation, you will notice that the square of infinity is involved in both the numerator and the denominator. This simplifies both terms and leads to cancellation of jsquared and infinity-squared. This calculation produces the following result

A ω^2 = the desired high-frequency gain

Therefore, A equals the desired gain divided by the square of ω . This implies that to maintain a constant gain, *A* must change as the natural frequency changes.

Determining the Bandpass Coefficient

To determine the band-pass coefficient, *B* (assuming that *A=C=0*), you first decide what gain you want at the center of the pass band. Then, you take the limit of the transfer function as ω goes to ω .

Note: Remember that the natural frequency for a bandpass function is the center frequency.

With *A* and *C* at zero, the equation becomes

$$
\frac{0j^2\omega^2 + Bj\omega + 0}{j^2\omega^2 + \frac{2\zeta j\omega}{\omega} + 1}
$$

In the denominator, the first term goes to -1 and the second term goes to 2ζ .

Therefore, bandpass gain equals *B*jω/2jζ

Cancelling the *j*s and solving for *B*, you get

$$
B = \frac{2\zeta(\text{desired band-pass gain})}{\omega}
$$

The value required for *A* depends on the natural frequency and the damping factor of the circuit. So, to maintain a constant gain when the natural frequency or ζ changes, the value of the coefficient *B* changes.

COMPLEX_RI

Comments This is also a Laplace domain function, similar to the frequency and damping complex pole function block, COMPLEX FZ on page 477

> Using complex-pole, real and imaginary function block, you calculate complex poles based on real and imaginary parameters of the following second order equation.

 ω (As^{*} + Bs + C) $\frac{60(13 + 53 + 6)}{(s + 2\pi D + 2j\pi E)(s + 2\pi D - 2j\pi E)}$

where

A is specified by HP_GAIN B is specified by BP_GAIN, C is specified by LP_GAIN, D is specified by REAL_HZ, and E is specified by IMG_HZ.

Flywheel

Use this component to simulate the flywheel effect in a PSpice simulation. A flywheel is a heavy rotating disk on a shaft and resists changes in the rotation speed.

$$
INERTIA = 1
$$
\n
$$
T = \n\begin{array}{ccc}\nT & T \\
T & T \\
T & T\n\end{array}
$$

General form X AWBFLYWHEEL PARAMS: INERTIA=<value>

$$
energy = \frac{1}{2}I\omega^2
$$

For a flywheel torque is measured by the equation given below.

$$
T = J \times \frac{d\omega}{dt}
$$

where:

- T torque Specified by the current
- J Moment of Inertia Specified by INERTIA
- ω Angular velocity specified by circuit voltage

Important

The mechanical elements in the FUNCTION library are simulated in PSpice using a mechanical-to-electrical analogy. The mechanical properties such as torque and angular velocity are represented by current and voltage, respectively. They are calibrated in a manner such that one volt corresponds to one radian per second of shaft velocity, and one Ampere current is equal to one Newton-meter of torque.

Gearbox

Use this component to simulate a mechanical gear box in PSpice. A gearbox is an assembly of gears that allows the rotational speed of an input shaft to be changed to a different speed.

GEARBOX

The conversion is done using the equation given below.

$$
TL = \left(\frac{N2}{N1}\right) \cdot TM
$$

where

The value of the RATIO property can be obtained using one of the following ratios:

The mechanical elements in the FUNCTION library are simulated in PSpice using a mechanical-to-electrical analogy. The mechanical properties such as torque and angular velocity are represented by current and voltage, respectively. They are calibrated in a manner such that one volt corresponds to one radian per second of shaft velocity, and one Ampere current is equal to one Newton-meter of torque.

IN

This input comparator converts analog voltages to 0 and 1 volt levels that are compatible with the digital inputs of other functions.

HYS

Specifies hysteresis value

Note: The properties for the IN function correspond to those for the voltage-controlled switch; the ON state in the voltage-controlled switch maps to 1 Volt at the output, and the OFF state maps to 0 Volts. The open and closed resistance values for the IN function are fixed at 1 Ohm and 1 MegOhm, respectively. In most cases you can connect an external reference voltage to one of the inputs, and leave the default properties unchanged.

OUT

OUT is an output buffer. It buffers the digital outputs of other functions so they can be connected to external (analog) circuitry.

be connected to the reference voltage of the external circuitry. This is usually (but not necessarily) ground. To use OUT1 as a logic inverter, use the default property values and connect the reference terminal to ground.

ONE_SHOT

This is a monostable multivibrator.

\n
$$
\begin{array}{r}\n 01 \\
 \hline\n 0 \\
 \hline\n 0
$$

General form **X AWBONE_SHOT PARAMS: DELAY=<value>**

DELAY

Specifies the maximum pulse width of the output waveform

A monostable multivibrator has two inputs: a clock input labeled *>*, and a reset input labeled *R*. The *R* input is used to initialize and reset the output. When the *R* input is high, the output is forced low. With *R* low, a positive-going edge at the clock input causes the output to step from low to high. The pulse is terminated by a high at the R input.

These relationships are summarized in the truth table shown below.

If the output terminal of the monostable multivibrator is loaded with a finite impedance, it malfunctions.

VCO

This is a *Square Wave* Voltage Controlled Oscillator that has a differential analog control voltage input that controls the frequency of the oscillator. The linear frequency transfer characteristic is determined by four parameters that are specified with the properties A Voltage (*AV*), A Frequency (*AF*), B Voltage (*BV*), and B Frequency (*BF*).

BV

Specifies B Voltage

A frequency and B frequency must be greater than zero but not equal to 1. And A voltage must not equal B voltage.

The output frequency of the VCO is governed by the formula:

$$
F_{OUT} = \frac{[(B_V \times A_F) - (A_V \times B_F)] + [(B_F - A_F) \times V_{IN}]}{(B_V - A_V)}
$$

Where,

- \blacksquare *F_{OUT}*: Output Frequency of the VCO
- \blacksquare *V_{IN}*: Input Voltage $\lbrack V_{IN1}-V_{IN2}\rbrack$

Note: The Square Wave VCO malfunctions if its output terminal is loaded with a finite impedance.

ILIM

This current limiter limits the output current within the range specified by the user.

Parameters IU

Specifies the upper limit of the output current. If the input current is more than the value of the IU parameter, the input current is clipped at this value.

IL

Specifies the lower limit of the output current. If the input current is less than IL , the output current is maintained at IL .

RS

Specifies device resistance

Note: The input current depends on the input voltage V_{in} , and the device resistance RS. The input current $\texttt{I}_{\textsf{in}}$ is calculated using the equation given below:

$$
I_{in} = \frac{V_{in}}{RS}
$$

VLIM

This is a voltage limiter that is used to maintain the output voltage within the range specified by the user.

Parameters VU

Specifies the upper limit of the output voltage. If the input voltage is more than the value of the VU parameter, the output voltage is clipped at this value.

VL

Specifies the lower limit of the output voltage. If the input voltage is less than VL, the output voltage is maintained at VL.

INTEGRATOR

The Integrator block models the transfer function *k/s*, but with a finite DC gain. For a gain of 1, the DC gain is 240 dB, but as the gain is changed, the DC gain varies. This can affect DC convergence if the gain is set too high.

Figure 5-2 Integrator Function

The integrator has an ideal buffered output on the right side of the symbol and a special initial condition (IC) pin on top. The GAIN property affects the unity gain frequency. For instance, to obtain a unity gain point of 1 Hz, enter a value of 6.28 (\sim 2 π).

The rise time of the signal fed through an Integrator function must not be less than 0.1% of the total simulation time. If a DC voltage is applied to the input of the Integrator block and the output wire is not connected, you must assign initial conditions to the IC pin.

To set an initial condition, you can either use an IC part or a NODESET, by connecting it to the IC pin on the top of the symbol. Without the initial conditions, the output attempts to reach an infinite voltage.

DIFFERENTIATOR

Differentiator output is calculated using the equation given below.

$$
output = \frac{GAIN \times \frac{d}{dt} input}{}
$$

Transfer Functions

A transfer function between an input variable, *u(t),* and an output variable, *y(t),* of a system is defined as the ratio of the Laplace transform of the output to the Laplace transform of the input:

- $U(s) = Laplace\{u(t)\}\$
- $Y(s) = Laplace\{y(t)\}\$
- $H(s) = \text{transfer function} = \frac{Y(s)}{U(s)}$

In these equations, *s* is the complex variable.

The four types of transfer functions supported in PSpice are FY1, FY2, FY3, and FY4, shown in [Figure 5-3 on page 493](#page-492-0).

Figure 5-3 Transfer Functions

The following rules apply to transfer functions:

- Transfer functions are defined only for linear, time-invariant systems.
- The transfer function model assumes that all initial conditions are zero.
- Transfer functions are independent of input excitation.

The equations for the following fourth-order transfer function are

$$
Y(s) = B4s4 + B3s3 + B2s2 + B1s + B0
$$

$$
U(s) = s4 + A3s3 + A2s2 + A1s + A0
$$

where

REALPOLE2

The Real Pole function models a single pole on the real axis. The frequency response has constant gain from DC to about one decade below the pole frequency, by which point the gain rolls off to 3 dB below the DC gain. Above the pole, the frequency response rolls off at about 20 dB per decade.

Figure 5-4 Symbol and Properties for the Real Pole Function

The following are the properties for this function.

General form X AWBREALPOLE2 PARAMS: FREQ HZ=<value> GAIN=<value>

FREQ_HZ

Specifies operating frequency in Hertz (Hz). This value cannot be negative.

GAIN

Specifies the linear gain factor. Fractional numbers provide attenuation, while negative numbers provide phase reversal with respect to a positive gain factor.

REALZERO2

The Real Zero function models a singe zero on the real axis. The frequency response has constant gain from DC to about one decade below the zero frequency, at which point the gain increases. Above zero, the frequency response increases at 20 dB per decade.

To avoid convergence problems in time domain analyses, use the Real Pole function block (with pole frequency equal to 1000 times the zero frequency) in series with the Real Zero function block.

Figure 5-5 Symbol and Properties for the Real Zero Function

General form X AWBREALPOLE2 PARAMS: FREQ_HZ=<value> GAIN=<value>

FREQ_HZ

Specifies operating frequency in Hertz (Hz). For zero location, frequency can be negative. This is unlike the frequency value for a Real Pole.

GAIN

Specifies the linear gain. Fractional numbers provide attenuation, while negative numbers provide phase reversal with respect to a positive gain factor.

SLEW_LIMIT

Use this part to control the rise and fall value of the input waveforms.

General form **X AWBSLEW_LIMIT PARAMS: POS_SLEW=<value> NEG_SLEW=<value>**

POS_SLEW

Specifies the positive slew rate, which control the rise time of the input waveform. The rise time, t_r , is equal to the reciprocal of POS_SLEW.

NEG_SLEW

Specifies the negative slew rate, which control the fall time of the input waveform. The fall time, t_f , is equal to the reciprocal of NEG_SLEW.

$$
t_r = \frac{1}{POSSLEM} \qquad \qquad \text{and} \qquad \qquad t_f = \frac{1}{NEGSLEM}
$$

Spice_elem library

Table 5-9 Elements in the Spice_elem library

Table 5-9 Elements in the Spice_elem library, *continued*

CC_SWITCH

Model for current controlled switches.

The properties passed as parameters to a switch model are shown in the table below.

Table 5-10 CC_SWITCH properties

Use of switches can cause large discontinuities to occur in the circuit node voltages and branch currents. A rapid change such as that associated with a switch changing state can cause numerical round off or tolerance problems, leading to erroneous results or time step difficulties. You can improve the situation by taking the following actions:

- Set ideal switch impedances only high and low enough to be negligible with respect to other circuit elements. Using switch impedances that are close to "ideal" in all cases aggravates the discontinuity problem. When modeling real devices such as MOSFETs, adjust the *on* resistance to a realistic level, depending on the size of the device being modeled.
- Set a delay not equal to 0.

VV_SWITCH

Model for voltage controlled switches.

The properties passed as parameters to VC_SWITCH model are shown in the table below.

Property	indicates
Threshold	Threshold voltage
Hysteresis	Hysteresis voltage
On resistance	Resistance when the switch on
Off resistance	Resistance when the switch off
Delay	time delay in seconds

Table 5-11 VC_SWITCH Properties

CVS10

This is a controlled voltage source. Here the output voltage is controlled either by a [Currentsense](#page-508-0) or by a [Voltagesense.](#page-509-0) To see how CVS10 is used with a currentsense, see [Figure 5-6 on page 503.](#page-502-0) To see how to use CVS10 with a voltage sense, see Figure 5-7 on [page 504.](#page-503-0)

Property GAIN

Describes the voltage gain

VSOURCE

If the value of this parameter is set to TRUE, it indicates that the voltage source is being controlled by a voltagesense. If no value is assigned to this parameter, it indicates that the output voltage is controlled by a currentsense.

CONTROLLER

Specifies the name of the controller.

Figure 5-6 CVS10 used with CurrentSense

Table 5-12 Property values when CVS10 is controlled by a CurrentSense

Figure 5-7 CVS10 used with a VoltageSense

CCS10

This is a controlled current source. Here the output current is controlled either by a [Currentsense](#page-508-0), see [Figure 5-9 on page 506](#page-505-0), or by a [Voltagesense](#page-509-0), [Figure 5-8 on page 505](#page-504-0).

Property VALUE<expression>

Indicates the gain of the current source, which is assigned using the GAIN property attached to the symbol.

VSOURCE

If the value of this parameter attached to the symbol, is set to TRUE, it indicates that the output current is being controlled by a voltagesense. If no value is assigned to this parameter, it indicates that the controller is a currentsense.

Figure 5-8 CCS10 used with a VoltageSense

Figure 5-9 CCS10 used with a CurrentSense

Table 5-15 Property values when CCS10 is controlled by a VoltageSense

CVS23

This is a controlled voltage source, controlled by two voltagesenses or currentsenses.

Property VALUE<expression>

Indicates the expression used to calculate the output current. The expression used is:

GAIN * $_3^1$ (C₀ + C₁·I₁ + C₂·I₂ + C₃·I₁² + C₄·I₁·I₂ + C₅·I₂² + $C_6 \cdot I_1^3$ + $C_7 \cdot I_1^2$ + I_2^2 + $C_8 \cdot I_1 \cdot I_2^2$ + $C_9 \cdot I_2^3$

where

GAIN is the value of the GAIN property

 C_0 is the value of the C0_VALUE property

 C_1 is the value of the C1_VALUE property

 C_2 is the value of the C2_VALUE property

and so on

VSOURCE

If the value VSOURCE is set to TRUE, it indicates that the output voltage is being controlled by a voltagesense. If no value is assigned to this parameter, it indicates that the controller is a currentsense.

XCONTROLLER

Specifies the name of the first controlling source.

YCONTROLLER

Specifies the name of the second controlling source.

CCS23

This controlled current source can be controlled either by two voltagesenses or by two currentsenses.

Note: For explanation of the parameters, see [CVS23 on page 507](#page-506-0).

Currentsense

This is a behavioral representation of an ammeter, which is an electrical device for measuring circuit current.

Ammeters are modeled using zero value voltage sources that can be inserted into the circuit for the purpose of measuring current.

Adding Currentsense has no effect on circuit operation because they represent short-circuit. These voltage sources need not be grounded.

Voltagesense

This is a behavioral representation of a voltmeter, which is an electrical device for measuring voltage drop across two points in a circuit.

Adding voltagesense has no effect on circuit operation because they represent an open circuit.

CCCS

This is a Current Controlled Current Source.

Arguments GAIN

Used to calculate the output current. The output current is calculated using the equation listed below.

$$
I_{out} = I_{in} \times GAIN
$$

The input current I_{in} is the current flowing through the input terminal of the device.

VCCS

This is the model for a voltage controlled current source.

Arguments GAIN

Used to calculate the output current. The output current is calculated using the equation listed below.

 $I_{out} = V_{in} \times GAIN$

The input voltage v_{in} is the voltage across the input terminal of the device.

CCVS

This is the behavioral model for a Current Controlled Voltage Source.

Arguments GAIN

Used to calculate the output voltage. The output voltage is calculated using the equation listed below.

 $V_{out} = I_{in} \times GAIN$

The input current I_{in} is the current flowing through the input terminal of the device.

VCVS

This is the behavioral model for a Voltage Controlled Voltage Source.

Arguments GAIN

Used to calculate the output voltage. The output voltage is calculated using the equation listed below.

$$
V_{out} = V_{in} \times GAIN
$$

The input voltage V_{in} is the voltage across the input terminal of the device.

Delay lines

PSpice supports two types of delay lines. These are DELAY_2_TERM, which is two terminal device, and DELAY_3_TERM, which is a 3 terminal device.

```
DELAY TIME = 0.7u
IMPEDANCE = 1KINSERT_LOSS = 100
Q = 1000U1\frac{1}{\sqrt{2}}DELAY_2_TERM
```


For a three terminal delay line, the third terminal is to be grounded.

DC transformer

This is the PSpice model used for state average analysis.

VC_CAP

This is a voltage controller capacitor. The capacitance is a function of the input voltage.

Vout is the voltage drop across VC_CAP

VC_CON

This is a voltage controller conductance. Electrical conductance is defined as the reciprocal of resistance.

VC_IND

This is a voltage controlled inductor.

VC_RES

This is a voltage controlled resistor.

Glossary

PSpice Reference Guide Glossary

Appendix A: Battery Models

Battery Model

Arguments and options

awbflooded_cell

PSpice model for modelling the flooded cell batteries. In the flooded cells batteries since the gases created during charging are vented to the atmosphere, distilled water must be added occasionally to bring the electrolyte back to its required level.

Example: 12-V automobile battery.

awbvalve_regulated_cell

PSpice model for modelling the valve regulated batteries.

VOC

Indicates the open circuit voltage. This is the voltage across the two terminals of the battery when the battery is not connected to a circuit.

AH

It is the ampere hour of the battery. This is the amount of time for which a battery operates without having to recharge it. For example, if a battery is marked *300Ah* then it is assumed that the battery can supply 20A current for 15 hours or 10A current for 30 hrs.

Note: An ampere hour (Ah) indicates the amount of energy charge in a battery that will allow one ampere of current to flow for one hour.

SOC

Indicates the state of charge in a a battery. For a completely charged battery, SOC is 100% and for a fully discharged battery, SOC is 0%.

Capture Parts

Index

Symbols

: (in-line comment) [126](#page-125-0) $*$ (comment) 125

Numerics

74181 model [399](#page-398-0) 74393 subcircuit example [347](#page-346-0)

A

A/D and D/A converters [393](#page-392-0) ABM [168](#page-167-0) defined [521](#page-520-0) polynomial transfer function [171](#page-170-0) ABS [460](#page-459-0) absolute function [460](#page-459-0) absolute value (ABS) [14](#page-13-0) ABSTOL [453](#page-452-0) ABSTOL (.OPTIONS) [74](#page-73-0) .AC [32](#page-31-0) AC analysis [32](#page-31-0) ACCT (.OPTIONS) [71](#page-70-1) ACOS(x) [14](#page-13-1) ADC [393](#page-392-1) ADVCONV (.OPTIONS) [71](#page-70-2) AFFECTS [408](#page-407-0) air-gap [209](#page-208-0), [210](#page-209-0) AKO [140](#page-139-0), [196](#page-195-0), [222,](#page-221-0) [240](#page-239-0), [282](#page-281-0), [305](#page-304-0) defined [521](#page-520-1) alias defined [521](#page-520-2) .ALTER <u>129</u> ammeter <u>509</u> amplitude, peak [190,](#page-189-0) [191](#page-190-0) analog devices [63](#page-62-0) [passive](#page-62-0) [semiconductor](#page-62-0) analog parts breakout parts [158,](#page-157-0) [207](#page-206-0), [221](#page-220-0), [303](#page-302-0) capacitors [303](#page-302-1) ideal switches [308,](#page-307-0) [324](#page-323-0) inductor coupling (KBREAK) [208](#page-207-0)

inductors [303](#page-302-1) resistors [303](#page-302-1) semiconductor parts [228](#page-227-0) analog switch function asw1 [468](#page-467-0) analog-to-digital converter [60](#page-59-0) analyses AC [32](#page-31-0) bias point [70](#page-69-0) DC [37](#page-36-0) Fourier [47](#page-46-0) Monte Carlo [54](#page-53-0) noise [67](#page-66-0) parametric [99](#page-98-0) sensitivity [98](#page-97-0) sensitivity/worst-case [121](#page-120-0) temperature [109](#page-108-0) transient [113](#page-112-0) analysis options flag options $\frac{71}{2}$ AND <u>358</u> AND3 <u>360</u> anhysteric [209,](#page-208-1) [210](#page-209-1) annotation defined [521](#page-520-3) annotation symbol defined [521](#page-520-4) AO [358](#page-357-1) arbitrary current source [461](#page-460-0) arbitrary voltage source single pin [470](#page-469-0) two pin [466](#page-465-0) arc tangent (ATAN and ARCTAN) [14](#page-13-2) arccosine function [14](#page-13-3) arccosine hyperbolic function [14](#page-13-4) $ARCOS(x)$ [14](#page-13-3) arcsine [14](#page-13-5) arcsine hyperbolic function [14](#page-13-6) arctan hyperbolic function [14](#page-13-7) arctangent [14](#page-13-1) argument [106,](#page-105-0) [107](#page-106-0), [329](#page-328-0), [521](#page-520-5) arithmetic expressions [17](#page-16-0) arithmetic functions ABS [460](#page-459-0) DIFFERENCE2 [461](#page-460-1) DIVIDER2 [463](#page-462-0)

EXP [463](#page-462-1) MAX [464](#page-463-0) MIN [464](#page-463-1) MULTIPLIER2 [465](#page-464-0) SQRT <u>465</u> SUM2 $\frac{465}{465}$ ASIN (x) [14](#page-13-5) ASINH (x) [14](#page-13-6) asw1 [468](#page-467-0) ATAN2 [14](#page-13-8) $ATANH(x)$ [14](#page-13-7) attributes definition [63](#page-62-1), [73](#page-72-0), [521](#page-520-6)

B

buffer, output [485](#page-484-0) bulk, MOSFET terminal (substrate) [90](#page-89-0) bus [79](#page-78-0) defined [521](#page-520-7)

C

call [86](#page-85-1), [106](#page-105-1), [133,](#page-132-0) [329](#page-328-2), [521](#page-520-8) CAP device model [60](#page-59-2) capacitor [60,](#page-59-2) [156](#page-155-0) summary <u>131, [134](#page-133-1)</u> capacitors <u>303</u> voltage coefficients [128](#page-127-0) CASE [405](#page-404-0) ccs10 [505](#page-504-1) ccs23 [508](#page-507-0) **CHANGED** reference function [403](#page-402-0) CHANGED_HL reference function [403,](#page-402-1) [406](#page-405-0) CHANGED_LH reference function [403](#page-402-2) CHEBYSHEV [165](#page-164-0) CHGTOL [454](#page-453-0) CHGTOL (.OPTIONS) [74](#page-73-1) circuit [133](#page-132-1), [156](#page-155-1), [329,](#page-328-3) [332](#page-331-0), [522](#page-521-0) circuit topology [97](#page-96-0) CLEAR [411](#page-410-0) CLOCK [410](#page-409-1) CLRBAR [406](#page-405-1) coil spring function [471](#page-470-0) collector [90](#page-89-1) command reference [29](#page-28-0) syntax format [12](#page-11-0) command files Probe [19](#page-18-0) command line options PSpice [25](#page-24-0) PSpice A/D [25](#page-24-0) comment [125](#page-124-1), [522](#page-521-1) bias point files [53](#page-52-0) included files [50](#page-49-0) in-line [126](#page-125-1) comment line [125](#page-124-0) common simulation data file (CSDF) [86](#page-85-2) compiler [522](#page-521-2) complex digital devices [397](#page-396-2) complex pole, frequency and damping, complex pole

frequency and damping 477 complex pole, real and imaginary, complex pole real and imaginary [480](#page-479-0) component [133](#page-132-2), [219](#page-218-0), [223,](#page-222-0) [302](#page-301-0), [332](#page-331-1), [522](#page-521-3) conductance [75](#page-74-0) connectors [522](#page-521-4) CONSTRAINT [399,](#page-398-1) [407,](#page-406-0) [409](#page-408-1), [414](#page-413-0) PSpice messages [78](#page-77-0) constraint check [409](#page-408-0) FREQ [413](#page-412-0) GENERAL [414](#page-413-1) SETUP_HOLD <u>410</u> WIDTH <u>412</u> continuation line [382,](#page-381-0) [386](#page-385-0), [389](#page-388-0) controlled current source ccs10 <u>505</u> ccs23 <u>508</u> controlled voltage source cvs10 <u>502</u> cvs23 <u>507</u> conventions [29](#page-28-0) expression [29](#page-28-0) numeric value [29](#page-28-0) convergence real pole and zero function blocks [496](#page-495-0) convergence hazard [78](#page-77-1) convergence problems [97](#page-96-1) corrections [129](#page-128-1) converters [393,](#page-392-0) [395](#page-394-0) convolution [315](#page-314-0) CORE device model [60](#page-59-3) core model [211](#page-210-0), [219](#page-218-1) cores defining static behavior [213](#page-212-0) cosine (COS) [14](#page-13-10) counter function divide by 2 [462](#page-461-0) divide by 3 [462](#page-461-1) divide by 4 [462](#page-461-2) divide by $5 \frac{462}{ }$ CPTIME (.OPTIONS) [74](#page-73-2) CPU time $\frac{74}{ }$ current limiter [489](#page-488-0) current source [33](#page-32-0), [522](#page-521-5) EXP parameters [182](#page-181-0) PULSE parameters [184](#page-183-0) SIN parameters [191](#page-190-1) SSFM parameters [190](#page-189-1) CURRENT_GEN [461](#page-460-0) current-controlled

current source [131,](#page-130-2) [134](#page-133-2), [174](#page-173-0) switch [60,](#page-59-4) [132](#page-131-0), [135](#page-134-0), [322](#page-321-0) voltage source [131,](#page-130-3) [135,](#page-134-1) [174](#page-173-1) currentsense [509](#page-508-1) cvs10 [502](#page-501-0) cvs23 [507](#page-506-1)

D

D device model [60](#page-59-5) DAC [395](#page-394-1) damping factor current source [191](#page-190-1) data file 24 .DC [37](#page-36-0) DC analysis [37](#page-36-0) DC gain 112 DC sweep [37](#page-36-1) Ddt(x) 14 declarative statement [522](#page-521-6) DEFAD (.OPTIONS) [74](#page-73-4) DEFAS 74 default te[mperature \(TNOM\)](#page-73-5) [76](#page-75-0) defined function [41,](#page-40-0) [43](#page-42-0), [48](#page-47-0), [522](#page-521-7) defining static behavior [213](#page-212-0) DEFL (.OPTIONS) [74](#page-73-6) DEFW (.OPTIONS) [74](#page-73-7) DEG <u>167</u> DELAY <u>165, [461](#page-460-2)</u> delay [405](#page-404-1) line [346,](#page-345-1) [378](#page-377-0) values [352](#page-351-0) DELAY1 [461](#page-460-3) delta() [450](#page-449-0) DEV tolerance [61,](#page-60-0) [124](#page-123-0) device [229,](#page-228-0) [230](#page-229-0), [232](#page-231-1), [522](#page-521-8) device temperatures, customized [63](#page-62-0) device terminal abbreviation [90](#page-89-2) devices [131,](#page-130-4) [135](#page-134-2) A/D converter [393](#page-392-0) [bipolar transistor](#page-130-0) [272](#page-271-0) [capacitor](#page-130-1) [156](#page-155-0) complex digital [397](#page-396-2) [current-controlled current source](#page-130-2) [174](#page-173-0) [current-controlled switch](#page-131-0) [322](#page-321-0) [current-controlled voltage source](#page-130-3) [174](#page-173-1) D/A converter [393](#page-392-0) [digital input](#page-130-4) 434

[digital output](#page-130-5) [439](#page-438-0) [digital primitive](#page-134-3) [131](#page-130-6) [digital stimulus](#page-134-4) <u>132</u> digital-to-analog interface [434](#page-433-1) [diode](#page-130-7) [160](#page-159-0) [GaAsFET](#page-130-8) [137](#page-136-0) [independent current source &](#page-131-2) [stimulus](#page-131-2) [180](#page-179-0) independent current source & stimulus (sinusoidal waveform) [191](#page-190-2) [independent voltage source &](#page-131-3) [stimulus](#page-131-3) [180](#page-179-0) [inductor](#page-131-4) [219](#page-218-2) [inductor coupling](#page-135-0) inductor coupling (transformer core) [202](#page-201-0) input/output model [431](#page-430-0) [insulated gate bipolar transistor](#page-131-5) [332](#page-331-2) interface [344](#page-343-0) [JFET](#page-131-6) [194](#page-193-0) MOSFET [132,](#page-131-7) [136,](#page-135-1) [224](#page-223-0) passive [63](#page-62-2) primitives [345](#page-344-0) programmable array logic [446](#page-445-0) [resistor](#page-130-9) [302](#page-301-1) semiconductor [63](#page-62-2) stimulus [344](#page-343-1) subcircuit instantiation [329](#page-328-4) [subcircuits](#page-135-2) [132](#page-131-8) [transmission line](#page-130-10) [312](#page-311-1), [322](#page-321-0) transmission line coupling [132](#page-131-9), [136,](#page-135-3) 216 [voltage-controlled current source](#page-130-11) [165](#page-164-2) [voltage-controlled switch](#page-130-12) [voltage-controlled voltage source](#page-130-13) [165](#page-164-3) DFF [368](#page-367-0) DIBL [232,](#page-231-2) [247](#page-246-0), [248](#page-247-0), [522](#page-521-9) differential function [14](#page-13-11) DIGDRVF (.OPTIONS) <u>74</u> DIGDRVZ (.OPTIONS) <u>74</u> DIGERRDEFAULT (.OPTIONS) [74](#page-73-10), [415](#page-414-0) DIGERRLIMIT (.OPTIONS) [74](#page-73-11), [415](#page-414-1) DIGFREQ (.OPTIONS) [74](#page-73-12) DIGINITSTATE (.OPTIONS) [74](#page-73-13) DIGIOLVL [352](#page-351-1) DIGIOLVL (.OPTIONS) [74](#page-73-14) digital delay line 60 digital input [60,](#page-59-7) [434](#page-433-0) digital input model parameters [435](#page-434-0) C (capacitance) [435](#page-434-0) FILE [435](#page-434-1)

DIV_BY_2 [462](#page-461-0) DIV_BY_3 <u>462</u> DIV_BY_4 <u>462</u> DIV BY 5 [462](#page-461-3) divide function [463](#page-462-0) DLTCH [374](#page-373-0) DLYLINE [378](#page-377-1) DMFACTOR (.OPTIONS) [72](#page-71-0) doping tail [248,](#page-247-1) [280](#page-279-0), [522](#page-521-10) dot command [156,](#page-155-2) [181](#page-180-0), [522](#page-521-11) DOUTPUT device model [60](#page-59-8) drain [89](#page-88-0) area <u>74</u> bulk <u>226</u> induced [241](#page-240-0) drive resistance [74](#page-73-18)

E

edge-triggered flip-flops [60](#page-59-10), [367](#page-366-0) truth tables [371](#page-370-0), [372](#page-371-0), [373](#page-372-0) ELSE <u>14, [522](#page-521-12)</u> $\frac{222}{20}$ emitter $\frac{90}{2}$ ENABLE [406](#page-405-2) .END [44](#page-43-0) end of circuit [44](#page-43-0) end subcircuit definition [105](#page-104-0) ENDREPEAT [420](#page-419-0) .ENDS [105](#page-104-0) environment variables LIBPATH [51](#page-50-0) ERRORLIMIT [415](#page-414-2) examples CONSTRAINT primitive [415](#page-414-3) EXPAND (.OPTIONS) [53](#page-52-1), [72](#page-71-1) exponential (EXP) [14](#page-13-13) exponential function [463](#page-462-1) exponential temperature coefficient (TCE) [305](#page-304-1) expressions [17](#page-16-0), [48](#page-47-1) conventions [13](#page-12-0) numeric conventions [13](#page-12-1) text [111](#page-110-0) .EXTERNAL [46](#page-45-0) external port specifications [46](#page-45-0)

F

FALSE [412](#page-411-1)

ferromagnetic [218](#page-217-0) Ferroxcube [205](#page-204-0) FET [60](#page-59-11) file [24,](#page-23-0) [425](#page-424-0) data <u>24</u> header [425](#page-424-0) input [23](#page-22-0) output [24](#page-23-1) stimulus [425](#page-424-1) transitions [425](#page-424-2) files log [20](#page-19-0), [24](#page-23-2) stimulus [118](#page-117-0) filter shift [101](#page-100-0) final time value $113, 181$ $113, 181$ first order transfer function 493 flicker noise [154](#page-153-0), [164,](#page-163-0) [201,](#page-200-0) [268](#page-267-0), [292](#page-291-0), [522](#page-521-13) flip-flops and latches [346](#page-345-2), [366](#page-365-0) initialize [366](#page-365-1) timing constraints [367](#page-366-1) X-level handling [366](#page-365-2) flush interval [23](#page-22-1) FORMAT [437](#page-436-0) format array [424](#page-423-0) $FOUR \quad 47$ Fourier a[nalysis](#page-46-0) [29](#page-28-1)[, 47,](#page-46-0) [113](#page-112-3)[,](#page-46-0) [523](#page-522-1) fourth order transfer function [493](#page-492-1) FREQ (constraint check) 413 frequency expression [165](#page-164-4) modulation [181](#page-180-2) response, AC analysis 33 frequency domain current source [460](#page-459-1) expression block [469](#page-468-0) voltage source [466](#page-465-1) FSTIM [107,](#page-106-1) [111,](#page-110-1) [425](#page-424-3), [427](#page-426-0), [523](#page-522-2) .FUNC [48](#page-47-2) function definition [48](#page-47-2) functions absolute value (ABS) [14](#page-13-0) arc tangent (ATAN and ARCTAN) [14](#page-13-2) arccosine (ACOS) [14](#page-13-3) arccosine hyperbolic (ACOSH) [14](#page-13-4) arcsine hyperbolic (ASINH) [14](#page-13-6) arctan hyperbolic (ATANH) [14](#page-13-7) arctangent (ARCTAN) [14](#page-13-1) arsine (ASIN) [14](#page-13-5) ATAN2 <u>14</u> break() <u>452</u> cosine (COS) [14](#page-13-10)

cosine hyperbolic [14](#page-13-14) delta <u>450</u> differential (Ddt) [14](#page-13-11) exponential (EXP) [14](#page-13-13) hyperbolic tangent (TANH) [16](#page-15-0) IF [14](#page-13-9) imaginary (IMG) [15](#page-14-0) integral (Sdt) 15 inverse cosine [hyperbolic \(ACOSH\)](#page-14-1) [14](#page-13-4) inverse sine hyperbolic $(ASINH)$ [14](#page-13-6) inverse tan hyperbolic (ATANH) 14 limit (LIMIT) [15](#page-14-2) log base 10 (LOG10) [15](#page-14-3) log base E (LOG) 15 MAX [15](#page-14-5) MIN [15](#page-14-6) phase (P) [15](#page-14-7) power (PWR) [15](#page-14-8), [17](#page-16-1) real (R) [15](#page-14-9) signed power (PWRS) [15](#page-14-10) signum (SGN) [15](#page-14-11) sine (SIN) [15](#page-14-12) square root (SQRT) [15](#page-14-13) state() [451](#page-450-0) step (STP) [15](#page-14-14) table $(TABLE)$ [16](#page-15-1) tangent (TAN) [16](#page-15-2) time() [450](#page-449-1) FY1 [493](#page-492-0) FY2 [493](#page-492-2) FY3 [493](#page-492-3) FY4 [493](#page-492-1)

G

GaAs MESFET [60](#page-59-12) GaAsFET [131,](#page-130-8) [135](#page-134-6), [137](#page-136-0), [141](#page-140-0) device model [60](#page-59-12) Level 1 parameters [141](#page-140-0) Level 2 parameters [141](#page-140-1) [Level 3 parameters](#page-140-2) [143](#page-142-0) [Level 4 parameters](#page-141-0) parameters for all levels [140](#page-139-1) gate [523](#page-522-3) gated latch [374](#page-373-1) gates [60,](#page-59-13) [89,](#page-88-1) [355](#page-354-0) bidirectional transfer [362](#page-361-0) [flip-flops](#page-59-13) number in model [360](#page-359-1)

number of inputs [356](#page-355-0) [standard](#page-59-14) [356](#page-355-1) [tri-state](#page-59-15) [360](#page-359-2) gate-source voltage [88](#page-87-0) Gaussian 62 GENERAL [\(constraint check\)](#page-61-2) [414](#page-413-1) glitch [523](#page-522-4) suppression [79](#page-78-4) global node names [107](#page-106-2) parameters [523](#page-522-5) ports [523](#page-522-6) GMIN [454](#page-453-1) GMIN (.OPTIONS) [75](#page-74-4) GMIN_FROM_SOURCESTEP (.OPTIONS) [72](#page-71-2) GMINSTEPS (.OPTIONS) [75](#page-74-5) goal functions command line [25](#page-24-1) group delay [92](#page-91-0) AC analysis [32](#page-31-1) Gummel-Poon transistor model quasi-saturation effect [290](#page-289-1)

H

H(s) source current source [460](#page-459-1) expression block [469](#page-468-0) voltage source [466](#page-465-1) harmonics [47](#page-46-1) header file 425 HEX radix functions [425](#page-424-4) hexadecimal notation [422](#page-421-0) HEXFET [270](#page-269-0) HOLDTIME [411](#page-410-1) hyperbolic tangent (TANH) [16](#page-15-0) hysteresis [209](#page-208-2)

I

 I/O model 418 .IC <u>49, [66](#page-65-2)</u> bias point .IC setting 49 IC= $114, 156, 219$ $114, 156, 219$ $114, 156, 219$ icon [11](#page-10-0), [523](#page-522-7)

ideal transmission line [313](#page-312-0) IF [14](#page-13-15), [523](#page-522-8) IGBT extracting model parameters from data sheets [334](#page-333-0) imaginary part [92](#page-91-1) $IMG(x)$ [15](#page-14-0) .INC [48](#page-47-3), [50](#page-49-1), [58](#page-57-0) included file [30,](#page-29-0) [106](#page-105-2), [123](#page-122-0), [523](#page-522-9) .DISTRIBUTION command [74](#page-73-19) including files $\frac{48}{50}$ $\frac{48}{50}$ $\frac{48}{50}$ INCR BY [423](#page-422-0) IND device model [60](#page-59-16) independent current source & stimulus [132,](#page-131-2) [135,](#page-134-7) [180](#page-179-0) sinusoidal waveform [191](#page-190-2) independent sources AC analysis [33](#page-32-2) independent voltage source & stimulus [132,](#page-131-3) [136,](#page-135-4) [180](#page-179-0) inductor [60,](#page-59-16) [132,](#page-131-4) [136](#page-135-5), [219](#page-218-2) coupling [136,](#page-135-0) [203](#page-202-0) coupling (transformer core) [202](#page-201-0) inductors [303](#page-302-1) current coefficients [128](#page-127-2) initial bias point condition $\frac{49}{49}$ in-line comment [126](#page-125-0) input file 23 input/outp[ut model parameters](#page-22-0) [351](#page-350-0)[,](#page-22-0) [431](#page-430-0) AtoD [431](#page-430-2) DIGPOWER [431](#page-430-3) DRV <u>431</u> DtoA <u>431</u> OUT [431](#page-430-6) TPWRT [432](#page-431-0) instance name $134,523$ $134,523$ instantiate [105](#page-104-1) insulated gate bipolar transistor (IGBT) <u>132, [136,](#page-135-6) [332](#page-331-2)</u> integral (Sdt) [15](#page-14-1) integrator function [491](#page-490-0) Intel hex format [384,](#page-383-0) [388](#page-387-0) interface [344](#page-343-0) internal time step [114](#page-113-1) INV [358](#page-357-3) INV3 [361](#page-360-1) invoke [523](#page-522-11) IO_LEVEL [352,](#page-351-3) [419](#page-418-0) IO_STM [418,](#page-417-1) [421](#page-420-1), [428](#page-427-0) ionization knee [199,](#page-198-0) [523](#page-522-12) $IS = 437$ $IS = 437$

IS temperature [141](#page-140-3), [162](#page-161-0), [197,](#page-196-0) [282](#page-281-1), [523](#page-522-13) ISWITCH device model [60](#page-59-4) iteration $189, 523$ $189, 523$ ITL3 [128](#page-127-3) ITL6 (.OPTIONS) <u>75</u> ITLn (.OPTIONS) <u>75</u>

J

JEDEC file [107](#page-106-3), [111,](#page-110-2) [379](#page-378-0), [382,](#page-381-1) [383,](#page-382-0) [446](#page-445-1) JFET [132,](#page-131-6) [136](#page-135-7), [194](#page-193-0) Jiles-Atherton model [206](#page-205-0), [209](#page-208-3), [524](#page-523-0) JKFF [368](#page-367-1) job statistics $(ACCT)$ [71](#page-70-1) junction definition [226,](#page-225-1) [229,](#page-228-1) [524](#page-523-1)

K

KBREAK (inductor coupling) [208](#page-207-0) KEYWORD [165,](#page-164-5) [188,](#page-187-0) [524](#page-523-2) DEG <u>167</u> MAG <u>167</u> PARAMS [329](#page-328-5) R_I <u>167</u> RAD <u>167</u>

L

labels [524](#page-523-3) Laplace domain function GAIN2 [463](#page-462-2) Laplace domain functions complex pole, frequency and damping [477](#page-476-0) complex pole, real and imaginary 480 laplace domain functions real pole [495](#page-494-0) realzero [496](#page-495-0) Laplace Domain Sources [469](#page-468-0) laplace domian functions FY1 <u>493</u> FY2 <u>493</u> FY3 <u>493</u> FY4 <u>493</u> Laplace variable [48,](#page-47-4) [165](#page-164-6) latch [366](#page-365-0) gated [374](#page-373-1)

lateral PNP [60](#page-59-17) .LIB 51 LIBPATH [51](#page-50-0), [524](#page-523-4) LIBRARY (.OPTIONS) [72](#page-71-3) library file [51](#page-50-1) LIMIT (.OPTIONS) [75](#page-74-8) limit (LIMIT) 15 limiter current, ILIM [489](#page-488-0) voltage, VLIM [490](#page-489-0) LIMPTS (.OPTIONS) [75](#page-74-9) LIMTIM [128](#page-127-4) linear temperature coefficient (TC1) [305](#page-304-2) link [524](#page-523-5) LIST (.OPTIONS) [72](#page-71-4) .LOADBIAS <u>96</u> load bias point file [53](#page-52-2) log (logarithmic) \overline{base} 10 (LOG10) [15](#page-14-3) base E (LOG) 15 log files [20](#page-19-0) PSpice [24](#page-23-2) log Probe commands [20](#page-19-0) logic expression [397](#page-396-1) LOGICEXP [397](#page-396-3), [399](#page-398-2), [400](#page-399-1) lossy transmission line [60](#page-59-18), [314,](#page-313-0) [315](#page-314-1) lot tolerance [61,](#page-60-2) [123](#page-122-1), [124](#page-123-0), [524](#page-523-6) LPNP device model [60](#page-59-17) lsb [118](#page-117-1), [524](#page-523-7) LVLCOD [128](#page-127-5) LVLTIM [128](#page-127-6)

M

macro file [25](#page-24-1) MAG <u>167</u> magnetic core [204](#page-203-0), [206](#page-205-1) magnitude [76](#page-75-1), [92](#page-91-2) $M(x)$, functions 15 master library file 51 MAXFREQ [413](#page-412-1) maximum (MAX) [15](#page-14-5) maximum value function 464 MAXORD [128](#page-127-7) .MC [54](#page-53-0) mechanical elements viscous friction [466](#page-465-2) memory primitives [347](#page-346-2)

RAM [388](#page-387-1) ROM [384](#page-383-1) messages $78,414$ $78,414$ DIGITAL INPUT VOLTAGE [79](#page-78-3) FREQUENCY [78](#page-77-2) GENERAL [78](#page-77-3) hazard and timing violation [78](#page-77-4) HOLD [78](#page-77-5) NET-STATE CONFLICT [79](#page-78-5) PERSISTENT HAZARD [79](#page-78-6) persistent hazards [46](#page-45-1) RELEASE [78](#page-77-6) SETUP [78](#page-77-7) Timing Violations [78](#page-77-7) WIDTH 78 ZERO–D[ELAY– OSCILLATION](#page-77-8) [79](#page-78-7) metafile [524](#page-523-8) METHOD [128](#page-127-8) method (.OPTIONS) [75](#page-74-10) MIN_LO <u>413</u> MINFREQ <u>413</u> minimum (MIN) 15 minimum value function 464 MNTYMXDLY [352](#page-351-4) mobility [232,](#page-231-3) [241](#page-240-1), [242](#page-241-0), [249,](#page-248-0) [336](#page-335-0), [524](#page-523-9) .MODEL [58](#page-57-1) model library $51, 524$ $51, 524$ temperature customization [63](#page-62-0) model breakout parts resistors [303](#page-302-1) D (diode) <u>161</u> GASFET (GaAsFET) [138](#page-137-0) IGBT [333](#page-332-0) ISWITCH (current-controlled switch) [324](#page-323-1) LPNP (bipolar transistor) [279](#page-278-0) NJF (JFET) [195](#page-194-0) NMOS (MOSFET) [228](#page-227-1) NPN (bipolar transistor) [279](#page-278-1) PJF (JFET) [195](#page-194-1) PMOS (MOSFET) [228](#page-227-2) PNP (bipolar transistor) [279](#page-278-2) VSWITCH (voltage-controlled switch) [308](#page-307-1) X (diode) 161 models, using in circuit designs [133](#page-132-3) monostable multivibrator [486](#page-485-0) Monte Carlo analysis [41](#page-40-2), [54](#page-53-0), [95](#page-94-0) default distribution values [74](#page-73-20) read-in error [101](#page-100-1)
MOSFET [132,](#page-131-0) [224](#page-223-0) BSIM3 version 3.1 model description [233](#page-232-0) BSIM3 version 3.1 model parameters [252](#page-251-0) device declaration $\overline{136}$ EKV version 2.6 model description [230](#page-229-0) EKV version 2.6 model parameters [243](#page-242-0) Level 4 description [229](#page-228-0) Level 6 advanced parameters [232](#page-231-0) Levels 1, 2, and 3 descriptions 229 model declaration [60](#page-59-0) model parameters [229](#page-228-2) mouse [524](#page-523-0) msb [118,](#page-117-0) [524](#page-523-1) msim.ini [524](#page-523-2) multi-bit A/D converter [347,](#page-346-0) [393](#page-392-0) timing model [393](#page-392-1) multi-bit D/A converter [347,](#page-346-0) [393](#page-392-0), [395](#page-394-0) multiply function [465](#page-464-0)

N

N device [434](#page-433-0) NAND [358](#page-357-0) NAND3 [361](#page-360-0) NBTG [363](#page-362-0) N-channel [60](#page-59-1) GaAsMESFET [60](#page-59-2) IGBT <u>60</u> JFET <u>60</u> NMOS [60](#page-59-0) nested subcircuits [128](#page-127-0) nesting [329,](#page-328-0) [524](#page-523-3) netlist definition [524](#page-523-4) device declarations [134](#page-133-0) intrinsic device types [134](#page-133-0) proper syntax [133](#page-132-0) NIGBT device model [60](#page-59-3) NJF device model [60](#page-59-1) NMOS device model [60](#page-59-0) NOBIAS (.OPTIONS) [72](#page-71-0) NODE (.OPTIONS) [72,](#page-71-1) [413](#page-412-0) .NODESET [53,](#page-52-0) [66,](#page-65-0) [96](#page-95-0) nodeset [29,](#page-28-0) [53](#page-52-0), [66](#page-65-1), [97](#page-96-0), [524](#page-523-5) NOECHO (.OPTIONS) [72](#page-71-2) NOGMIN (OPTIONS) [72](#page-71-3) NOICTRANSLATE (.OPTIONS) [73](#page-72-0) .NOISE [67](#page-66-0)

noise analysis [67](#page-66-0) bipolar transistor [292](#page-291-0) diode [164](#page-163-0) flicker [154](#page-153-0), [164](#page-163-1), [201,](#page-200-0) [268](#page-267-0), [292](#page-291-1) JFET [201](#page-200-1) MOSFET [268](#page-267-1) shot [154,](#page-153-1) [201](#page-200-2), [269](#page-268-0), [292](#page-291-2) thermal [154](#page-153-2), [164,](#page-163-2) [201](#page-200-3), [269](#page-268-1), [292,](#page-291-3) [328](#page-327-0) NOM.LIB 51 nominal te[mperature](#page-50-0) [109](#page-108-0)[,](#page-50-0) [146](#page-145-0), [159](#page-158-0), [163](#page-162-0), [198,](#page-197-0) [222,](#page-221-0) [264](#page-263-0), [288](#page-287-0), [306](#page-305-0) NOMOD (.OPTIONS) [73](#page-72-1) nonlinear controlled sources [70](#page-69-0) NOOPITER (.OPTIONS) [73](#page-72-2) NOOUTMSG (.OPTIONS) [73](#page-72-3) NOPAGE (.OPTIONS) [73](#page-72-4) NOPRBMSG (.OPTIONS) [73](#page-72-5) no-print value [113](#page-112-0) NOR <u>358</u> NOR3 <u>361</u> NOREUSE (.OPTIONS) [73](#page-72-6) NOREUSE flag [73](#page-72-6), [97](#page-96-1), [525](#page-524-0) NOSTEPDEP (.OPTIONS) [71](#page-70-0) NOSUBCKT [94,](#page-93-0) [525](#page-524-1) NPN bipolar transistor [60](#page-59-4) number of times to repeat (n) [420](#page-419-0) NUMDGT (.OPTIONS) [76,](#page-75-0) [84,](#page-83-0) [525](#page-524-2) numeric expression convention [13](#page-12-0) NXOR [359](#page-358-0) NXOR3 [361](#page-360-2)

O

OA [359](#page-358-1) object [525](#page-524-3) OCT radix functions [425](#page-424-0) ONE_SHOT [486](#page-485-0) .OP [70](#page-69-1) operator [110,](#page-109-0) [525](#page-524-4) .OPTIONS [71,](#page-70-1) [74](#page-73-0) ABSTOL <u>74</u> ADVCONV <u>71</u> CHGTOL [74](#page-73-2) CPTIME <u>74</u> DEFAD <u>74</u> DEFAS [74](#page-73-4) DEFL <u>74</u> DEFW <u>74</u> DIGDRVF [74](#page-73-7)

PSpice Reference Guide

[WIDTH](#page-75-10) [84](#page-83-1) ACCT [71](#page-70-3) options $23, 71$ options not a[vailable in PSpice](#page-70-1) [128](#page-127-1) MAXORD [128](#page-127-2) OPTS (.OPTIONS) [73](#page-72-8) OR [359](#page-358-2) OR3 [361](#page-360-3) OUT1 [465](#page-464-1) OUTPUT ALL [54](#page-53-0), [121](#page-120-0), [123,](#page-122-0) [525](#page-524-5) output buffer [485](#page-484-0) inverted output [465](#page-464-1) output file [24](#page-23-0) and flag options [71](#page-70-4) resistances [112](#page-111-0) output files digital simulation results [116](#page-115-0) output variables DC sweep [87](#page-86-0) transient analysis [87](#page-86-0)

P

package [525](#page-524-6) page options for simulation output [73](#page-72-11) page, definition [525](#page-524-7) .PARAM [80](#page-79-0) parameter [525](#page-524-8) definition [80](#page-79-0) global [140](#page-139-0), [159,](#page-158-1) [162](#page-161-0), [523](#page-522-0) parametric analysis [99](#page-98-0) PARAMS [105](#page-104-0) subcircuits [329](#page-328-1) part [525](#page-524-9) definition [525](#page-524-10) instance [525](#page-524-11) path definition [402](#page-401-0) PBTG [363](#page-362-1) P-channel [60](#page-59-5) JFET [60](#page-59-5) MOSFET [60](#page-59-6) peak amplitude [190](#page-189-0), [191](#page-190-0) performance package (SOLVER) [76](#page-75-11) phase [92](#page-91-0) phase (P) [15](#page-14-0) piecewise linear [41](#page-40-0) pin [302](#page-301-0), [397,](#page-396-0) [526](#page-525-0) pin current [526](#page-525-1) pin names equivalent to node names 34 pins

PSpice Reference Guide

and capacitor node polarity [156](#page-155-0) and inductor node polarity [219,](#page-218-0) [223](#page-222-0) as external interface points of networks [46](#page-45-0) subcircuit nodes [105](#page-104-1) voltage out of range $\frac{79}{2}$ pin-to-pin delay (PINDLY) [399,](#page-398-0) [400](#page-399-0), [401](#page-400-0), [402,](#page-401-1) [408](#page-407-0) PIVREL (.OPTIONS) [76](#page-75-1) PIVTOL (.OPTIONS) [76](#page-75-2) PJF device model [60](#page-59-5) PLAND [380](#page-379-0) PLD [107](#page-106-0), [111](#page-110-0), [379](#page-378-0) overview [379](#page-378-1) PLNAND [380](#page-379-1) PLNOR <u>381</u> PLNXOR <u>381</u> PLOR [381](#page-380-2) .PLOT [82](#page-81-0) plot [82](#page-81-0) PLXOR [381](#page-380-3) PMOS device model [60](#page-59-6) PNP device model [60](#page-59-7) POLY [526](#page-525-2) polynomial transfer function (for ABM controlled sources) [171](#page-170-0) ports [526](#page-525-3) global <u>523</u> power (PWR) [15](#page-14-1), [17](#page-16-0) .prb file 25 primitives [344,](#page-343-0) [345](#page-344-0), [400](#page-399-1) .PRINT <u>84</u> print [84](#page-83-2) step value [113,](#page-112-1) [181](#page-180-0) tables [84](#page-83-3) Probe [86](#page-85-0) data files [70](#page-69-1) output files [44](#page-43-0) .PROBE [86](#page-85-0) Probe command line options $-c$ [24](#page-23-1) -p 25 progra[mmable logic array PLD](#page-24-0) [446](#page-445-0) data values [382](#page-381-0) overview [379](#page-378-1) PLAND <u>380</u> PLANDC <u>380</u> PLNAND [380](#page-379-1) PLNANDC [381](#page-380-4) PLNOR [381](#page-380-0) PLNORC [381](#page-380-5)

PLNXOR [381](#page-380-1) PLNXORC [381](#page-380-6) PLOR [381](#page-380-2) PLORC [381](#page-380-7) PLXOR <u>381</u> PLXORC <u>381</u> syntax [380](#page-379-0) timing model [383](#page-382-0) types [347,](#page-346-1) [380](#page-379-3) propagation delay [353](#page-352-1) PSEUDOTRAN (.OPTIONS) [73](#page-72-9) **PSpice** log file 24 PSpice command line options -d [24](#page-23-3) -l [24](#page-23-2) -o [24](#page-23-0) PSpice messages hazard and timing violations [78](#page-77-0) Persistent Hazards [46](#page-45-1) PTRANSTEP (.OPTIONS) [76](#page-75-3) PULLDN [377](#page-376-0) PULLUP [377](#page-376-1) pullup and pulldown resistors [346,](#page-345-0) [377](#page-376-2)

Q

QBAR 86 quadrati[c temperature coefficient](#page-85-1) $(TC2)$ [305](#page-304-0) quasi-saturation effect (BJT) [290](#page-289-0)

R

R device [302](#page-301-1) R_I <u>167</u> RAD <u>167</u> RAM [388](#page-387-0) random access memory timing model [390](#page-389-0) read only memory [384](#page-383-0) timing model [386](#page-385-0) real function (R) [15](#page-14-2) real part [92](#page-91-1) real pole function [495](#page-494-0) real zero function [496](#page-495-0) reference functions [403](#page-402-0) CHANGED [403](#page-402-0) CHANGED_HI [403](#page-402-1)

CHANGED_LH [403](#page-402-2) relative accuracy [76](#page-75-12) RELEASETIME [411](#page-410-0) RELTOL [453](#page-452-0) RELTOL (.OPTIONS) [76](#page-75-4) REPEAT [189,](#page-188-0) [420](#page-419-1) ENDREPEAT [189](#page-188-0) FOREVER [189](#page-188-1) RES device model [60](#page-59-8) resistance multiplier [305](#page-304-1) resistor [60,](#page-59-8) [131](#page-130-0), [136,](#page-135-1) [302](#page-301-2) model definition [302](#page-301-1) pullup and pulldown [377](#page-376-2) RMS [68](#page-67-0) roll-off current [280](#page-279-0) ROM [384](#page-383-0) run [167](#page-166-2), [307](#page-306-0), [526](#page-525-4) Probe commands [20](#page-19-0)

S

S device [307](#page-306-1) save bias point to file [94](#page-93-1) .SAVEBIAS [53,](#page-52-2) [94](#page-93-1) scale factor $\overline{75}$ SCBE [232,](#page-231-1) [249](#page-248-0), [526](#page-525-5) schematic [526](#page-525-6) Schmitt trigger [431](#page-430-0) $Sdt(x)$ integral function 15 second order transfer function [493](#page-492-0) semiconductor models [129](#page-128-0) semiconductor parts [228](#page-227-0) .SENS [98](#page-97-0) sensitivity analysis [98](#page-97-0) worst-case analysis [121](#page-120-1) setpoint [526](#page-525-7) setting initial conditions [49](#page-48-0) SETUP_HOLD constraint check [410](#page-409-0) SETUPTIME [411](#page-410-1) $SGN(X)$ signum function 15 shot noise [154,](#page-153-1) [201](#page-200-2), [269,](#page-268-0) [292](#page-291-2) shunt conductance [80](#page-79-1), [104](#page-103-0) SIGNAME [429](#page-428-0), [438](#page-437-0) signed power (PWRS) [15](#page-14-5) SIMLIBPATH [526](#page-525-8) simulation [167,](#page-166-3) [314,](#page-313-0) [526](#page-525-9)

algorithm choices (SOLVER) [76](#page-75-11) lossy transmission lines [314](#page-313-1) transmission line [312](#page-311-0) simulation command line options -bf [23](#page-22-1) -bn [24](#page-23-4) -bs $\overline{24}$ $-e$ 24 $-i$ [24](#page-23-7) -wONLY [24](#page-23-6) $SIN(x)$ function 15 sine (SIN) [15](#page-14-7) skip bias point, SKIPBP [113](#page-112-2) skipbp [73](#page-72-12), [113,](#page-112-3) [114](#page-113-0), [526](#page-525-10) small-signal [70](#page-69-2) bias point [49](#page-48-1) DC gain 112 small-signal distortion analysis [128](#page-127-3) solution algorithm (SOLVER) [76](#page-75-11) SOLVER (.OPTIONS) [76](#page-75-5) source [89](#page-88-0) SPICE2 options [128](#page-127-1) SPICE2G PSpice differences [128](#page-127-4) spring function [471](#page-470-0) square root (SQRT) [15](#page-14-8) square root function [465](#page-464-2) square wave voltage controlled oscillator [487](#page-486-0) SRFF [374](#page-373-0) standard gates [60,](#page-59-9) [345](#page-344-1), [356](#page-355-0), [358](#page-357-2) AND <u>358</u> ANDA [358](#page-357-3) AO [358](#page-357-4) AOI [358](#page-357-5) [BUF](#page-357-6) BUFA [358](#page-357-7) INV <u>358</u> INVA <u>358</u> NAND [358](#page-357-0) NANDA [358](#page-357-10) NOR <u>358</u> NORA <u>359</u> NXOR [359](#page-358-0) NXORA [359](#page-358-4) OA <u>359</u> OAI <u>359</u> OR <u>359</u> ORA [359](#page-358-6) XOR [359](#page-358-7) XORA [359](#page-358-8)

state() 451 stateme[nt](#page-450-0) [80](#page-79-2)[,](#page-450-0) [97](#page-96-2), [169](#page-168-0), [203](#page-202-0), [204](#page-203-0), [225](#page-224-0), [526](#page-525-11) static behavior defining [213](#page-212-0) Statz model [138](#page-137-0), [152,](#page-151-0) [526](#page-525-12) .STEP 99 usage examples [101](#page-100-0) step ceiling value [113](#page-112-4) step function (STP) [15](#page-14-9) STEPGMIN (.OPTIONS) [73](#page-72-10) stepping a resistor [101](#page-100-0) STIM [418](#page-417-0) .STIMLIB [103](#page-102-0) .STIMULUS [104](#page-103-1) stimulus definition [104](#page-103-1) stimulus devices [344,](#page-343-1) [417](#page-416-0) examples [421](#page-420-0) file stimulus 425 stimulus generator [418](#page-417-1) stimulus library files [103](#page-102-0) $STP(x)$ [15](#page-14-9) subcircuit [132,](#page-131-1) [134](#page-133-0), [136,](#page-135-2) [314](#page-313-2) definition [105](#page-104-2) [device declarations](#page-133-0) instantiation [105](#page-104-2), [329](#page-328-2) [intrinsic device types](#page-133-0) library [51](#page-50-1) usage examples [107](#page-106-1) subcircuit model [527](#page-526-0) .SUBCKT <u>105</u> usage examples [107](#page-106-1) substrate [90](#page-89-0) sum function [465](#page-464-3) sweep variable [56](#page-55-0), [95](#page-94-0) DC analysis 40 switch current-controlled [132](#page-131-2), [135](#page-134-0) voltage-controlled [131,](#page-130-1) [136](#page-135-3) switches, ideal [308,](#page-307-0) [324](#page-323-0) SXNAME [441](#page-440-0) symbol [527](#page-526-1) symbols ideal switches [308,](#page-307-0) [324](#page-323-0) BBREAK (GaAsFET) [138](#page-137-1) C (capacitor) [157](#page-156-0) C_VAR (capacitor) [158](#page-157-0) CBREAK (capacitor) [158](#page-157-1) DBREAKx (diodes) <u>161</u> E (ABM controlled analog source) [171](#page-170-1) EPOLY (ABM controlled analog source) [171](#page-170-2)

F (ABM controlled analog source) [171](#page-170-3) FPOLY (ABM controlled analog source) [171](#page-170-4) G (ABM controlled analog source) [171](#page-170-5) GPOLY (ABM controlled analog source) [171](#page-170-6) H (ABM controlled analog source) [171](#page-170-7) HPOLY (ABM controlled analog source) [171](#page-170-8) JBREAKx (JFET) [195](#page-194-0) K_LINEAR (transformer) [207,](#page-206-0) [220](#page-219-0) KBREAK (inductor coupling) [208](#page-207-0) KCOUPLEn (transmission line coupling matrix) [318](#page-317-0) L (inductor) 220 LBREAK (inductor) [221](#page-220-0) MBREAKx (MOSFET) [228](#page-227-1) QBREAKx (bipolar transistor) [279](#page-278-0) R (resistor) [303](#page-302-0) R_VAR (resistor) [303](#page-302-1) RBREAK (resistor) [304](#page-303-0) SBREAK (voltage-controlled switch) <u>308</u> T (transmission line) [316](#page-315-0) TLOSSY (transmission line) [316](#page-315-1) TnCOUPLED (transmission line) [317](#page-316-0) TnCOUPLEDX (transmission line) [317](#page-316-1) XFRM_LINEAR (transformer) [207,](#page-206-1) [220](#page-219-2) XFRM_NONLINEAR (nonlinear transformer) <u>207</u> ZBREAKN (IGBT) <u>333</u> syntax [12](#page-11-0), [62,](#page-61-0) [104,](#page-103-2) [527](#page-526-2)

T

T device [312](#page-311-1) T_ABS (.MODEL) [63](#page-62-0) T_MEASURED (.MODEL) [63](#page-62-1) T_REL_GLOBAL (.MODEL) [63](#page-62-2) T_REL_LOCAL (.MODEL) [63](#page-62-3) table (TABLE) [16](#page-15-0) tangent (TAN) [16](#page-15-1) tangent hyperbolic (TANH) [16](#page-15-2) TC 305 1 [\(linear temperature coefficient\)](#page-304-2) [305](#page-304-3) 2 (quadratic temperature coefficient) [305](#page-304-0) E (exponential temperature coefficient) [305](#page-304-2) TEMP [453](#page-452-1)

.TEMP [109](#page-108-1) temperature [80](#page-79-3), [109](#page-108-1) customization [63](#page-62-4) temperature customizing [63](#page-62-5) terminal abbreviation [90](#page-89-1) TEXT subcircuit [329](#page-328-3) .TEXT <u>110</u> text expressions [111](#page-110-1) text parameter definition [110](#page-109-1) TEXTINT [110,](#page-109-2) [527](#page-526-3) .TF 112 ther[mal noise](#page-111-2) [154](#page-153-2)[,](#page-111-2) [164,](#page-163-2)[201](#page-200-3)[,](#page-111-2) [269](#page-268-1)[,](#page-111-2) [292](#page-291-3)[,](#page-111-2) [328](#page-327-0) thermal voltage 80 third order transfer function [493](#page-492-1) THREAD (.OPTIONS) [76](#page-75-6) tick number $437,527$ $437,527$ TIME [453](#page-452-2) time domain function TIME [465](#page-464-4) time function [465](#page-464-4) DELAY [461](#page-460-0) DELAY1 [461](#page-460-1) ONE_SHOT [486](#page-485-0) VCO [487](#page-486-1) time() [450](#page-449-0) TIMESCALE [425,](#page-424-2) [442](#page-441-0) TIMESTEP [419,](#page-418-0) [422,](#page-421-0) [437](#page-436-1), [442](#page-441-1) timing constraint [354](#page-353-0) timing hazards convergence [78](#page-77-1) cumulative ambiguity [79](#page-78-1) timing model [351](#page-350-0) delay line [378](#page-377-0) gated latch [374](#page-373-1) general discussion [353](#page-352-2) multi-bit A/D converter [393](#page-392-1) programmable logic array [383](#page-382-0) random access memory [390](#page-389-0) read only memory [386](#page-385-0) TNOM (.OPTIONS) [76](#page-75-7) tolerances [61,](#page-60-0) [124](#page-123-0) DEV [61](#page-60-0) distribution name [61,](#page-60-1) [62](#page-61-1) GAUSS [62](#page-61-1) LOT [61](#page-60-2) specification [61](#page-60-3) UNIFORM [61](#page-60-4) user-defined [62](#page-61-2) TOM model [138,](#page-137-2) [527](#page-526-5) topology 97

.TRAN [113](#page-112-5) transfer function 112 transfer functions [491](#page-490-0), [493](#page-492-2) restrictions [494](#page-493-0) transformer [60](#page-59-10) transient analysis $47, 113$ $47, 113$ [final time value](#page-112-6) internal time step [114](#page-113-1) no-print value [113](#page-112-0) print step value [113](#page-112-1) SKIPBP [113](#page-112-2) step ceiling value [113](#page-112-4) transient bias point 49 transistor, bipolar [272](#page-271-0) transition functions [404](#page-403-0) TRN_\$H [404](#page-403-0) TRN_\$L <u>404</u> TRN_H\$ <u>404</u> TRN_HL [404](#page-403-3) TRN_HZ [404](#page-403-4) TRN_L\$ <u>404</u> TRN_LH <u>404</u> TRN_LZ [404](#page-403-7) TRN_Z\$ <u>404</u> TRN_ZH <u>404</u> TRN_ZL [404](#page-403-10) transitions file [425](#page-424-3) transmission line ideal line [313](#page-312-0) illustration [313,](#page-312-1) [314](#page-313-3) lossy line [314](#page-313-4) transmission line coupling [131](#page-130-2), [132,](#page-131-3) [136,](#page-135-4) [216,](#page-215-0) [312,](#page-311-2) [322](#page-321-0) transmission line device [312](#page-311-1) transmission lines coupled [318](#page-317-1) ideal [316](#page-315-2) lossy 316 simulating [318](#page-317-1) TRISTATE [401](#page-400-1), [406](#page-405-0) tri-state gates [60,](#page-59-11) [346,](#page-345-1) [360](#page-359-0) AND3 [360](#page-359-1) AND3A [361](#page-360-4) BUF3 [361](#page-360-5) BUF3A [361](#page-360-6) INV3 [361](#page-360-7) INV3A [361](#page-360-8) NAND3 [361](#page-360-0) NAND3A [361](#page-360-9) NOR3 [361](#page-360-1)

NOR3A [361](#page-360-10) NXOR3 [361](#page-360-2) NXOR3A [361](#page-360-11) OR3 [361](#page-360-3) OR3A [361](#page-360-12) XOR3 [361](#page-360-13) XOR3A [361](#page-360-14) TRN device model [60](#page-59-12) TRTOL (.OPTIONS) [76](#page-75-8) TSTEP <u>181</u> TSTOP <u>181</u> typographical conventions [12](#page-11-1)

U

U.C. Berkeley address [271](#page-270-0) UADC device model [60](#page-59-13), [393](#page-392-2) UBTG [363](#page-362-2) UDAC device model [60](#page-59-14), [395](#page-394-1) UDLY device model [60](#page-59-15), [378](#page-377-1) UEFF device model [60,](#page-59-16) [368](#page-367-0) UGATE [399](#page-398-1) UGATE device model [60,](#page-59-9) [356](#page-355-1), [397](#page-396-1) UGFF device model [60,](#page-59-17) [374](#page-373-2) UIO device model [60,](#page-59-18) [431](#page-430-1) UPLD [380](#page-379-4) URAM [388](#page-387-1) UROM [384](#page-383-1) user-defined distribution [41](#page-40-1) UTGATE device model [60,](#page-59-11) [360](#page-359-2)

V

VARY BOTH [123](#page-122-1), [527](#page-526-6) VARY DEV [121,](#page-120-2) [527](#page-526-7) VARY LOT [123](#page-122-2), [527](#page-526-8) VCO [487](#page-486-1) .VECTOR [116](#page-115-1) VIEWsim A/D [438](#page-437-1) VISCOSITY [466](#page-465-0) VNTOL [453](#page-452-3) VNTOL (.OPTIONS) [76](#page-75-9) voltage limiter [490](#page-489-0) Voltage Source PWL Parameters [187](#page-186-0) VOLTAGE_GEN [466](#page-465-1) voltage-controlled charge source [165](#page-164-0)

current source [131,](#page-130-3) [134](#page-133-1), [165](#page-164-0) flux source [165](#page-164-0) switch [60,](#page-59-19) [131](#page-130-1), [136](#page-135-3) voltage source [131,](#page-130-4) [134,](#page-133-2) [165](#page-164-1) VSWITCH device model [60](#page-59-19) VTO temperature [527](#page-526-9)

W

.WATCH [119](#page-118-0) watch analysis results [119](#page-118-0) $.WCASE$ 121 WHEN [414](#page-413-0) .WIDTH [128](#page-127-5) IN= option 128 WIDTH (.OPTIONS) [76](#page-75-10), [84](#page-83-1), [125](#page-124-0) WIDTH (constraint check) [412](#page-411-0) wildcard characters [23](#page-22-2) window menu [527](#page-526-10) Windows $11, 78$ $11, 78$ worst-case analysis [41,](#page-40-2) [95](#page-94-1), [121](#page-120-1)

X

X devices [105](#page-104-2) XOR [359](#page-358-7) XOR3 [361](#page-360-13)

Z

zero impedance voltage source, DAC [395](#page-394-2)